Television – Image signal processing circuitry specific to television – Motion vector generation
Patent
1996-05-07
1998-02-17
Lee, Richard
Television
Image signal processing circuitry specific to television
Motion vector generation
348716, H04N 724
Patent
active
057196427
ABSTRACT:
A full-search block matching motion estimation processor includes a memory management unit for buffering search data of a (2P+N).times.(2P+N) search area, and a processor element array unit. The search area is divided into rows of the search data, and the memory management unit has N output bus lines and sequentially outputs the rows of the search data at the output bus lines. The processor element array unit includes an array of processor elements, each of which has at least one reference data input, at least one search data input connected to one of the search data inputs of the processor elements on the same row of the array and further connected to one of the output bus lines of the memory management unit, a partial sum output, and a partial sum input connected to the partial sum output of a preceding one of the processor elements on the same row of the array. Each of the processor elements includes at least one calculating unit for calculating a mean absolute difference between reference data at one of the reference data inputs and the search data at a corresponding one of the search data inputs, and an adder for adding the mean absolute difference from the calculating units to an input partial sum present at the partial sum input thereof so as to provide an output partial sum at the partial sum output thereof.
REFERENCES:
patent: 4897720 (1990-01-01), Wu et al.
patent: 5200820 (1993-04-01), Gharavi
patent: 5315388 (1994-05-01), Shen et al.
patent: 5357287 (1994-10-01), Koo et al.
patent: 5416522 (1995-05-01), Igarashi
patent: 5430886 (1995-07-01), Furtek
patent: 5453799 (1995-09-01), Yang et al.
patent: 5512962 (1996-04-01), Homma
patent: 5561477 (1996-10-01), Polit
patent: 5568203 (1996-10-01), Lee
patent: 5604546 (1997-02-01), Iwata
patent: 5608458 (1997-03-01), Chen et al.
patent: 5636293 (1997-06-01), Lin et al.
Array Architectures for Block Matching Algorithms, Komarek et al., IEEE Trans. Circuits and Systems, vol. 36, No. 10, Oct. 1989, pp. 1301-1308.
A VLSI Architecture for a Pel Recursive Motion Estimation Algorithm, Kim et al., IEE Trans. Circuits and Systems, vol. 36, No. 10, Oct. 1989, pp. 1291-1300.
Parameterizable VLSI Architectures for the Full-Search Block-Matching Algorithm, De Vos et al., IEEE Trans. Circuits and Systems, vol. 36, No. 10, Oct. 1989, pp. 1309-1316.
A Family of VLSI Designs for the Motion Compensation Block-Matching Algorithm, Yang, et al., IEEE Trans. Circuits and Systems, vol. 36(10). 1317-1325 (Oct. 1989).
VLSI Architecture for Block-Matching Motion Estimation Algorithm, IEEE Trans. Circuits and Systems For Video Technology, vol. 2, No. 2, Jun. 1992, pp. 169-175.
A Half-Pel Precision Motion Estimation Processor For NTSC-Resolution Video, Uramoto et al., IEEE 1993 Custom Integrated Circuits Conference, 4-1 Mizuhara, Itami, Hyogo, 664 Japan, pp. 11.2.1-11.2.4.
An Efficient Memory Architecture for Motion Estimation Processor Design, Tzeng IEEE International Symposium on Circuits and Systems, Seattle, Washington, pp. 712-715, Apr. 30-May 3, 1995.
Semi-Systolic Array Based Motion Estimation Processor Design, IEEE International Conference on Acoustics, Speech, and Signal Processing, Detroit, Michigan, May 9-12, 1995, pp. 3299-3302.
Lee Richard
National Science Council of R.O.C.
LandOfFree
Full-search block matching motion estimation processor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Full-search block matching motion estimation processor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Full-search block matching motion estimation processor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1788007