Excavating
Patent
1994-07-11
1995-06-20
Beausoliel, Jr., Robert W.
Excavating
H04B 1700
Patent
active
054266505
ABSTRACT:
A test circuit and test technique for scan testing integrated circuits is disclosed. The test circuit includes a drive 1 or drive 0 scan element which utilizes fewer transistors than conventional scan latches. The testing technique utilizes the clock input to the latches in the ICs for propagating data through the latches. The test circuit and test techniques may be used with microprocessors and particularly RISC microprocessors. The test technique includes coupling a drive 1 or drive 0 element to a logic element coupled to a general latch. The drive 1 or drive 0 scan element allows the general latch to be clocked by a clock signal such as a .phi.1 clock signal or .phi.2 clock signal.
REFERENCES:
patent: 4553236 (1985-11-01), Zasio et al.
patent: 5047710 (1991-09-01), Mahoney
patent: 5109383 (1992-04-01), Chujo
Hill et al., Digital Systems:Hardware Organization and Design, 1978, pp. 79-81.
Nail Waste et al., Principles of CMOS VLSI Design, Oct. 1985, p. 215.
M. Mano, Digital Design, 1984, p. 59.
Principles of CMOS VLSI Design, A Systems Perspective, Weste et al., p. 215.
Digital Design, Second Edition, Mano, p. 59.
Gallup et al., "Testability Features of the 68040", Paper 33.2, pp. 749, 754-755, 1990 International Test Conference.
Ganapathy Gopi
Horne Steve
Thaden Robert
Advanced Micro Devices , Inc.
Beausoliel, Jr. Robert W.
Wright Norman M.
LandOfFree
Full scan optimization technique using drive one/drive zero elem does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Full scan optimization technique using drive one/drive zero elem, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Full scan optimization technique using drive one/drive zero elem will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1849763