Boots – shoes – and leggings
Patent
1983-05-27
1986-05-13
Thomas, James D.
Boots, shoes, and leggings
364736, 364748, G06F 1516, G06F 938, G06F 749, G06F 738
Patent
active
045890676
ABSTRACT:
A full floating point vector processor includes a master processing unit having DMA I/O means, a wide bandwidth data memory having static RAM and/or interleaved dynamic RAM, an address generator operative to provide address generation for data loaded in the data memory, a concurrently operating pipeline control sequencer operative to provide fully programmable horizontal format microinstructions synchronously with the addresses generated by the address generator, and a pipelined arithmetic and logical unit responsive to the addressed data and to the synchronously provided microinstructions and operative to evaluate one of a user selectable plurality of computationally intensive functions. The address generator, the pipeline controlsequencer, and the master processing unit are configured in parallel. The address generator includes means operative to provide pipeline input and output data dependent address generation. The microinstruction controlled pipelined arithmetic and logical unit includes two register files controllably interconnectable over feedforward and feedback data flow paths, a user selectable fixed or floating point format multiplier, a user selectable fixed or floating point format arithmetic and logical unit, and a sign latch coupled between the arithmetic and logical unit and one of the register files. The sign latch microinstruction control is operative to provide the arithmetic and logical unit with a data dependent decison making capability. A microinstruction controlled write address FIFO and a read address FIFO are coupled to the data memory.
REFERENCES:
patent: 3787673 (1974-01-01), Watson et al.
patent: 3794984 (1974-02-01), Deerfield et al.
patent: 4101960 (1978-07-01), Stokes et al.
patent: 4228498 (1980-10-01), Moshier
patent: 4281391 (1981-07-01), Huang
patent: 4302818 (1981-11-01), Niemann
patent: 4371951 (1983-02-01), Kort et al.
patent: 4414669 (1983-11-01), Heckelman et al.
patent: 4489434 (1984-12-01), Moshier
patent: 4490786 (1984-12-01), Nakatani
patent: 4496944 (1985-01-01), Collmeyer et al.
patent: 4507728 (1985-03-01), Sakamoto et al.
patent: 4525796 (1985-06-01), Omoda et al.
Altmann David W.
Jones Ralph
Mattedi Bruno A.
Porter John B.
Analogic Corporation
Durigon Albert P.
Gomes David W.
Thomas James D.
Williams A.
LandOfFree
Full floating point vector processor with dynamically configurab does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Full floating point vector processor with dynamically configurab, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Full floating point vector processor with dynamically configurab will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1773915