Full differential data qualification circuit for sensing a logic

Details Full differential data qualification circuit for sensing a logic Full differential data qualification circuit for sensing a logic

1995-12-21

1998-01-27

Westin, Edward P.

Miscellaneous active electrical nonlinear devices, circuits, and

Specific signal discriminating without subsequent control

By amplitude

326 21, 327 67, H03K 5153, H03K 524

Patent

active

057125813

ABSTRACT:
A data qualification circuit (11) comprises a comparator (28), a first threshold circuit (33), and a second threshold circuit (41). A differential input signal is applied to the data qualification circuit (11). A first threshold circuit (33) is enabled by a zero logic state at the output of comparator (28). The first threshold circuit (33) sets a one logic state threshold voltage which the differential input signal must overcome for the comparator (28) to generate a one logic state. A second threshold circuit (41) is enabled by a zero logic state at the output of comparator (28). The second threshold circuit (41) sets a zero logic state threshold voltage which the differential input signal must overcome for the comparator (28) to generate a zero logic state.

REFERENCES:
patent: 4581545 (1986-04-01), Beale
patent: 4873702 (1989-10-01), Chiu
patent: 4926068 (1990-05-01), Fujita
patent: 5155386 (1992-10-01), Abdi
patent: 5166550 (1992-11-01), Matsubara

Affiliated with

Also associated with

Rating

Full differential data qualification circuit for sensing a logic does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Full differential data qualification circuit for sensing a logic, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Full differential data qualification circuit for sensing a logic will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-345271