FREQUENCY-VOLTAGE CONVERSION CIRCUIT, DELAY AMOUNT JUDGEMENT...

Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Converting input frequency to output current or voltage

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C327S149000, C327S158000, C327S161000

Reexamination Certificate

active

06424184

ABSTRACT:

TECHNICAL FIELD
The present invention relates to a frequency-voltage conversion circuit and applications thereof, and a delay amount determination circuit.
BACKGROUND ART
Conventionally, in designing a semiconductor integrated circuit (LSI), specifications of the LSI (for example, the minimum power supply voltage, maximum operating frequency and the like of the LSI) have been determined in consideration of the worst conditions for process fluctuations and temperature fluctuations.
In the case where the LSI is operated at a frequency lower than the maximum operating frequency, or in the case where the processing capability of the LSI is changed by the temperature fluctuations, it should be possible to operate the LSI at a voltage lower than the minimum power supply voltage based on the specifications of the LSI. However, the power supply voltage supplied to the LSI has been fixed regardless of the operating environment of the LSI. Accordingly, the power consumption of the LSI has been partially wasted.
One objective of the present invention is to provide an adjustable frequency-voltage conversion circuit adaptable to a characteristic of a target circuit.
Another objective of the present invention is to provide a system including a frequency-voltage conversion circuit for supplying a minimum operating voltage required for the target circuit to normally operate.
Still another objective of the present invention is to provide a method for adjusting an input and output characteristic of the frequency-voltage conversion circuit of the system.
Still another objective of the present invention is to provide an apparatus for automatically adjusting the input and output characteristic of the frequency-voltage conversion circuit of the system.
Still another object of the present invention is to provide a delay amount determination circuit having a simple structure suitable to be used in the frequency-voltage conversion circuit.
DISCLOSURE OF THE INVENTION
A frequency-voltage conversion circuit according to the present invention receives a clock as an input and provides a voltage in accordance with a frequency of the clock as an output. An input and output characteristic of the frequency-voltage conversion circuit is adjustable so as to substantially match a given input and output characteristic. Thus, the above-described objectives are achieved.
The frequency-voltage conversion circuit may be configured to allow a slope and an offset amount of the input and output characteristic of the frequency-voltage conversion circuit to be adjustable.
Another frequency-voltage conversion circuit according to the present invention includes an input pulse signal generation circuit for generating an input pulse signal having a pulse width representing a target delay amount in accordance with a frequency of a clock; a delay circuit for delaying the input pulse signal, the delay circuit outputting a pulse signal obtained by delaying the input pulse signal as an output pulse signal; and a delay amount-voltage conversion circuit for outputting a voltage corresponding to the target delay amount based on a delay amount of the output pulse signal with respect to the input pulse signal and supplying the voltage to the delay circuit. The delay circuit delays the input pulse signal in accordance with the voltage which is output from the delay amount-voltage conversion circuit. Thus, the above-described objectives are achieved.
The input pulse signal generation circuit may intermittently generate the input pulse signals.
A cycle by which the input pulse signals are intermittently generated may be variable.
The input pulse signal generation circuit may stop generation of the input pulse signal in a specific mode.
The delay circuit may be configured to allow a delay time period—power supply voltage characteristic of the delay circuit to be adjustable.
The delay circuit may be configured to allow a slope and an offset amount of a delay time period—power supply voltage characteristic of the delay circuit to be adjustable.
The delay circuit may include a first delay block which operates in accordance with the voltage which is output from the delay amount-voltage conversion circuit. The first delay block may include a plurality of first delay units. A stage number of the first delay units, among the plurality of first delay units through which the input pulse signal passes, may be adjusted in accordance with a first delay control signal.
The delay circuit may further include a second delay block which operates in accordance with a prescribed fixed voltage. The second delay block may include a plurality of second delay units. A stage number of the second delay units, among the plurality of second delay units through which the input pulse signal passes, may be adjusted in accordance with a second delay control signal.
The pulse width of the input pulse signal may be determined as a function of the frequency of the clock.
The function may be represented by Pw=&agr;/f+&bgr;, where Pw is the pulse width of the input pulse signal, f is the frequency of the clock, and &agr; and &bgr; are constants.
The delay amount-voltage conversion circuit may feedback-control the output voltage so as to increase the output voltage when the delay amount of the output pulse signal with respect to the input pulse signal is larger than the target delay amount and decrease the output voltage when the delay amount of the output pulse signal with respect to the input pulse signal is smaller than the target delay amount.
The delay amount-voltage conversion circuit may include a determination circuit for determining whether or not the delay amount of the output pulse signal with respect to the input pulse signal is larger than the target delay mount and outputting a determination signal indicating the determination result; and a voltage selection circuit for selectively outputting one of a plurality of voltages in accordance with the determination result.
The voltage selection circuit may include a bidirectional shift control circuit for shifting data specifying one voltage to be selected among the plurality of voltages in a direction corresponding to the determination signal; and a switch circuit for selecting one of the plurality of voltages based on the data.
The voltage selection circuit may output the highest voltage among the plurality of voltages as an initial output voltage.
The voltage selection circuit may include a resistor, where one end of the resistor is connected to a high potential, the other end of the resistor is connected to a low potential, and the plurality of voltages are obtained by dividing the resistor.
The voltage selection circuit may further include a switch connected to the resistor in series, and the switch is turned off in a specific mode.
The bidirectional shift control circuit may include a plurality of stages of units, and each of the plurality of stages of units may include a memory circuit storing the data and a 2-input, 1-output selector. An output of the selector included in a specific-stage unit among the plurality of stages of units may be connected to the memory circuit. An input of the selector included in the specific-stage unit among the plurality of stages of units may be connected to the memory circuit included in the unit immediately previous to the specific-stage unit and the memory circuit included in the unit immediately subsequent to the specific-stage unit. The selector included in each of the plurality of stages of units may be controlled by the determination signal.
The bidirectional shift control means may further include means for preventing deletion of the data stored in the memory circuit included in the frontmost-stage unit among the plurality of stages of units; and means for preventing deletion of the data stored in the memory circuit included in the rearmost-stage unit among the plurality of stages of units.
The delay amount-voltage conversion circuit may further include means for storing the output voltage immediately previous to a present output voltage. The delay amount-vol

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

FREQUENCY-VOLTAGE CONVERSION CIRCUIT, DELAY AMOUNT JUDGEMENT... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with FREQUENCY-VOLTAGE CONVERSION CIRCUIT, DELAY AMOUNT JUDGEMENT..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and FREQUENCY-VOLTAGE CONVERSION CIRCUIT, DELAY AMOUNT JUDGEMENT... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2882562

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.