Oscillators – Automatic frequency stabilization using a phase or frequency... – With reference oscillator or source
Reexamination Certificate
2007-12-07
2009-10-20
Mis, David (Department: 2817)
Oscillators
Automatic frequency stabilization using a phase or frequency...
With reference oscillator or source
C331S00100A, C331S008000, C331S011000, C331S016000, C331S017000, C331S03600C, C331S096000, C331S1170FE, C331S1170FE, C331S17700V, C331S179000, C327S012000, C327S117000, C327S118000
Reexamination Certificate
active
07605667
ABSTRACT:
A frequency synthesizer. The frequency synthesizer comprises a harmonic locked phase/frequency detector, a low pass filter, a voltage controlled oscillator, and a frequency divider. The harmonic locked phase/frequency detector receives a reference signal and a divided signal. The low pass filter is coupled to the harmonic locked phase/frequency detector. The voltage controlled oscillator is coupled to the low pass filter and provides an output signal. The frequency divider is coupled between the voltage controlled oscillator and the harmonic locked phase/frequency detector. Frequency of the divided signal is a harmonic frequency of the reference signal.
REFERENCES:
patent: 3866137 (1975-02-01), Steel
patent: 5015971 (1991-05-01), Taylor et al.
patent: 5053722 (1991-10-01), Kuo et al.
patent: 5055800 (1991-10-01), Black et al.
“A 1.2V 37-38.5GHz 8-Phase Clock Generator in 0.13um CMOS Technology” Lee, et al., 2006 Symposium on VLSI Circuits Digest of Technical Papers.
“A 2.5 to 10GHz Clock Multiplier Unit with 0.22ps RMS Jitter in a 0.18um CMOS Technology” Remco C.H. van de Beek et al., 2003 IEEE International Solid-State Circuits Conference.
“A 44GHz Dual-Modulus Divide-by-4/5 Prescaler in 90nm CMOS Technology” Lee, et al., IEEE 2006 Custom Integrated Circuits Conference.
“A 58-to-60.4GHz Frequency Synthesizer in 90nm CMOS” Lee, et al., 2007 IEEE International Solid-State Circuits Conference.
“A Fully Integrated BiCMOS PLL for 60 GHz Wireless Applications” Winkler, et al., 2005 IEEE International Solid-State Circuits Conference.
“A Fully Integrated V-Band PLL MMIC Using 0.15-um GaAs pHEMT Technology” Jeong et al., IEEE Journal of Solid-State Circuits, vol. 41, No. 5, May 2006.
“Threshold Voltage Mismatch and Intra-Die Leakage Current in Digital CMOS Circuits” Jose Pineda de Gyvez et al., IEEE Journal of Solid-State Circuits, vol. 39, No. 1, Jan. 2004.
Lee Chih-Hung
Liu Shen-Iuan
Mediatek Inc.
Mis David
National Taiwan University
Thomas Kayden Horstemeyer & Risley
LandOfFree
Frequency synthesizer with a harmonic locked phase/frequency... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Frequency synthesizer with a harmonic locked phase/frequency..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Frequency synthesizer with a harmonic locked phase/frequency... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4084456