Frequency synthesizer circuitry employing delay line

Details Frequency synthesizer circuitry employing delay line Frequency synthesizer circuitry employing delay line

2007-10-19

2010-11-30

Lee, Benny (Department: 2817)

Oscillators

Ring oscillators

C331S055000, C331S186000

Reexamination Certificate

active

07843275

ABSTRACT:
Frequency synthesizer circuitry employs a delay line. A reference clock signal propagates through successive stages of the delay line, and the currents drawn by output buffers of all of the stages are added at a common node. The common node current is converted to a voltage, which is AC-coupled to an output buffer ring oscillator of the frequency synthesizer. The output buffer ring oscillator includes a plurality of inverters connected in a series. A feedback connection including a resistor is provided from an output node of the last inverter to an input node of the first inverter.

REFERENCES:
patent: 5636254 (1997-06-01), Hase et al.
patent: 6445253 (2002-09-01), Talbot
patent: 2008/0143407 (2008-06-01), Schrom et al.

Affiliated with

Also associated with

Rating

Frequency synthesizer circuitry employing delay line does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Frequency synthesizer circuitry employing delay line, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Frequency synthesizer circuitry employing delay line will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4209885