Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Synthesizer
Patent
1998-01-21
1999-11-02
Wells, Kenneth B.
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Synthesizer
327271, 327276, 327407, H03B 2100
Patent
active
059778059
ABSTRACT:
A direct digital frequency synthesizer featuring an accumulator having a modulo overflow signal addressing a multiplexer. The multiplexer receives a series of delay signals generated from digital circuits. The delay signals establish the phase of a reference oscillator. The number of units of delay are sufficient to resolve expected jitter. The accumulator is a digital counter which increments by only a single digit for each count, such as a Gray code counter. In one embodiment, the delay signals are generated by a charge pump feeding individual logic circuits driving integrated capacitors in a loop. Feedback to the charge pump establishes that the total delay will subdivide a single clock cycle of the reference clock. In a second embodiment, a single shifter or several shifters, with output in phase reversal relation, subdivide a single clock cycle. A clock multiplier and divider are used to assure the synchronism of each clock cycle with the total number of units of delay. The output of the multiplexer is the reference oscillator signal, adjusted by the phase delay, forming a synthesized output frequency.
REFERENCES:
patent: 4241308 (1980-12-01), Cellier et al.
patent: 4777385 (1988-10-01), Hartmeier
patent: 4825109 (1989-04-01), Reynolds
patent: 5049766 (1991-09-01), Van Driest
patent: 5097489 (1992-03-01), Tucci
patent: 5448191 (1995-09-01), Meyer
patent: 5537069 (1996-07-01), Volk
patent: 5553100 (1996-09-01), Saban et al.
patent: 5561692 (1996-10-01), Maitland et al.
patent: 5592515 (1997-01-01), Saban et al.
patent: 5656958 (1997-08-01), Albert et al.
H. T. Nicolas, III et al., "A 150-MHz Direct Digital Frequency Synthesizer in 1.25-.mu.m CMOS with--90-dBc Spurious Performance", IEEE Journal of Solid-State Circuits, vol. 26, No. 12, Dec. 1991 pp. 1959-1969.
L. A. Laurich, "Phase Lock Loop With Variable Delay Line Oscillator", IBM Technical Disclosure Bulletin, vol. 13, No. 7, Dec. 1970, pp. 1861-1862.
L. A. Laurich et al., "Phase Lock Loop With Delay Line Oscillator", IBM Technical Disclosure Bulletin, vol. 13, No. 7, Dec. 1970, pp. 1863-1864.
Valenti Didier
Vergnes Alain
Atmel Corporation
Nguyen Minh
Protsik Mark
Schneck Thomas
Wells Kenneth B.
LandOfFree
Frequency synthesis circuit tuned by digital words does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Frequency synthesis circuit tuned by digital words, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Frequency synthesis circuit tuned by digital words will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2140497