Oscillators – Automatic frequency stabilization using a phase or frequency... – Afc with logic elements
Patent
1994-01-27
1995-10-24
Pascal, Robert J.
Oscillators
Automatic frequency stabilization using a phase or frequency...
Afc with logic elements
331 14, 331 25, 375354, 375355, 375356, 327141, 327155, 327160, 327162, H03L 700
Patent
active
054613450
ABSTRACT:
A frequency synchronous circuit has a first selection unit, a first counter unit, a second counter unit, a storage/average unit, and a comparison unit. The first selection unit is used to select one sampling signal from a first sampling signal having a first sampling time and a second sampling signal having a second sampling time shorter than the first sampling time. The first counter unit is used to count a reference signal supplied from outside the frequency synchronous circuit during the sampling time of the selected one sampling signal, and the second counter unit is used to count a synchronous clock signal to be output from the frequency synchronous circuit during the sampling time of the selected one sampling signal. The storage/average unit, which is operatively connected to the first counter unit, is used to store and average an output signal of the first counter unit. The comparison unit, which is connected to the storage/average unit and the second counter unit, is used to compare an output signal from the storage/average unit with an output signal from the second counter unit, and the frequency synchronous circuit outputs the synchronous clock signal whose frequency is synchronized in accordance with an output signal of the comparison unit. Therefore, a transition period determined from a power ON state to a stable state can be reduced, and further, an original clock signal can be obtained and output by removing any noise components from a clock signal.
REFERENCES:
patent: 3676793 (1972-07-01), Brown
patent: 3893040 (1975-07-01), Harp
patent: 4716575 (1987-12-01), Douros et al.
Fujitsu Limited
Kinkead Arnold
Pascal Robert J.
LandOfFree
Frequency synchronous circuit for reducing transition period fro does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Frequency synchronous circuit for reducing transition period fro, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Frequency synchronous circuit for reducing transition period fro will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1889351