Frequency prescaler apparatus, method, and system

Details Frequency prescaler apparatus, method, and system Frequency prescaler apparatus, method, and system

2003-06-27

2004-11-23

Nguyen, Linh My (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Frequency or repetition rate conversion or control

C377S048000

Reexamination Certificate

active

06822491

ABSTRACT:

FIELD
The present invention relates generally to frequency divider circuits, and more specifically to digital frequency divider circuits.
BACKGROUND
Many applications exist for frequency synthesizers. For example, in communications systems, frequency synthesizers can be used to generate local oscillator (LO) signals for modulating and demodulating radio frequency (RF) signals. In these systems, the RF signals can be varied in frequency by varying the frequency of the LO signals.
A frequency synthesizer with a variable output frequency may utilize a feedback loop circuit that includes frequency divider circuits, or “prescalers.” A frequency prescaler typically employs a combination of sequential elements and digital logic to provide a variable amount of frequency division. For example, a frequency prescaler may be configured to divide a reference signal by a factor of 4 or by a factor of 5 using flip-flops and digital logic gates. By varying the amount of frequency division provided by the prescaler, the synthesizer output frequency can be varied.
Any given frequency synthesizer has a maximum frequency at which it will reliably operate. This maximum frequency is dependent on many factors, including the topology of the circuit, the underlying manufacturing process, and the maximum operating frequency of the prescaler. If a faster prescaler is available, this may increase the maximum operating frequency of the frequency synthesizer.
For the reasons stated above, and for other reasons stated below which will become apparent to those skilled in the art upon reading and understanding the present specification, there is a need in the art for alternate frequency division mechanisms.


REFERENCES:
patent: 4648103 (1987-03-01), Welty et al.
patent: 4777655 (1988-10-01), Numata et al.
patent: 5969548 (1999-10-01), Knapp
patent: 6411669 (2002-06-01), Kim
Chae, Kwan-Yeob , et al., “Double Precharge TSPC for High-Speed Dual Modulus Prescaler”,IEEE, (1999),pp. 609-612.
Chang, W-H , et al., “A Low-Power and Low-Noise CMOS Prescaler for 900 MHz to 1.9 GHz Wireless Applications”,IEEE 1999 Custom Integrated Circuits Conference, (1999),pp. 597-600.
Chi, Baoyong , et al., “2/3 Divider Cell Using Phase Switching Technique”,Electronics Letters,vol. 37, (Jul. 2001),pp. 875-877.
De Muer, Bram , et al., “A CMOS Monolithic &Dgr; &Sgr;-Controlled Fractional-N Frequency Synthesizer for DCS-1800”,IEEE Journal of Solid-State Circuits,vol. 37,(Jul. 2002),pp. 835-844.
Dulger, Fikret , et al., “Design Considerations in a BiCMOS Dual-Modulus Prescaler”,2002 IEEE Radio Frequency Integrated Circuits Symposium,(2002),pp. 177-180.
Hsu, June-Ming , et al., “Low-Voltage CMOS Frequency Synthesizer for ERMES Pager Application”,IEEE Transactions on Circuits and Systems—II: Analog and Digital Signal Processing,vol. 48,(2001),pp. 826-834.
Hung, Chih-Ming , et al., “A Fully Integrated 1.5-V 5.5-GHz CMOS Phase-Locked Loop”,IEEE Journal of Solid-State Circuits,vol. 37,(Apr. 2002),pp. 521-525.
Hung, Chih-Ming , et al., “Fully Integrated 5.35-GHz CMOS VCOs and Prescalers”,IEEE Transactions on Microwave Theory and Techniques,vol. 49,(Jan. 2001),pp. 17-22.
Knapp, Herbert , et al., “2-GHz/2-mW and 12-GHz/30-m/W Dual Modulus Prescalers in Silicon Bipolar Technology”,IEEE Journal of Solid-State Circuits,vol. 36,(Sep. 2001),pp. 1420-1423.
Knapp, Herbert , et al., “36 GHz Dual-Modulus Prescaler in SiGe Bipolar Technology”,2002 IEEE Radio Frequency Integrated Circuits Symposium,(2002),pp. 239-242.
Lee, Kang-Yoon , et al., “Full-CMOS 2.4GHz Wideband CDMA Transmitter and Receiver with Direct Conversion Mixers and DC-Offset Cancellation”,2001 Symposium on VLSI Circuits Digest of Technical Papers,(2001),pp. 7-10.
Maligeorgos, James P., et al., “A Low-Voltage 5.1-5.8-GHz Image-Reject Receiver with Wide Dynamic Range”,IEEE Journal of Solid-State Circuits,vol. 35,(Dec. 2000),pp. 1917-1926.
Ohira, Takashi , et al., “An X-Band GaAs Monolithic Voltage Controlled Frequency Divider with Ultra-Low DC Power Consumption”,Proceedings of APMC,(2001),pp. 127-130.
Pretl, Harald , et al., “A W-CDMA Zero-IF Front-End for UMTS in a 75 GHz SiGe BiCMOS Technology”,2001 IEEE Radio Frequency Integrated Circuits Symposium,(2001),pp. 9-12.
Soares, Jr., J N., et al., “A 1.6-GHz Dual Modulus Prescaler Using the Extended True-Single-Phase-Clock CMOS Circuit Technique (E-TSPC)”,IEEE Journal of Solid-State Circuits,vol. 34,(Jan. 1999),pp. 97-102.
Soares, Jr., Joao N., et al., “The Use of Extended TSPC CMOS Structures to Build Circuits with Doubled Input/Output Data Throughput”,IEEE,(2000),pp. 228-233.
Sung, Ki-Hyuk , et al., “Comments on ‘New Dynamic Flip-Flops for High-Speed Dual-Modulus Prescaler’”,IEEE Transactions on Solid-State Cicuits,vol. 35,(Jun. 2000),pp. 919-920.
Tiebout, Marc , “A 480&mgr;W 2GHZ Ultra Low Power Dual-Modulus Prescaler in 0.25&mgr;M Standard CMOS”,IEEE International Symposium on Circuits and Systems,(May 2000),pp. 741-744.
Tournier, Eric , et al., “A 14.5 GHz-0.35&mgr;m Frequency Divider for Dual-Modulus Prescaler”,2002 IEEE Radio Frequency Integrated Circuits Symposium,(2002),pp. 227-230.
Wassatsch, Andreas , et al., “Scalable Counter Architecture for a Preloadable 1GHz@0.6&mgr;m/5V Prescaler in TSPC”,IEEE, (2001),pp. 92-95.
Wu, Ping , et al., “A CMOS Triple-band Fractional-N Frequency Synthesizer for GSM/GPRS/EDGE Applications”,IEEE, (2001),pp. 706-709.
Yan, Hongyan , et al., “A High-Speed CMOS Dual-Phase Dynamic-Psuedo NMOS ((DP)2) Latch and Its Application in a Dual-Modulus Prescaler”,IEEE Journal of Solid-State Circuits,vol. 34,(Oct. 1999),pp. 1400-1404.
Yuan, J-R , et al., “Fast CMOS Nonbinary Divider and Counter”,Electronics Letters,vol. 29,(Jun. 1993),pp. 1222-1223.
Yuan, J-R , et al., “New Domino Logic Prechanged by Clock and Data”,Electronics Letters,vol. 29,(Dec. 1993),pp. 2188-2189.
Yuan, Jiren , et al., “Pushing the Limits of Standard CMOS”,IEEE Spectrum,(Feb. 1991),pp. 52-53.
Yun, Wonjoo , et al., “New High Speed Dynamic D-Type Flip Flop For Prescaler”,ISIE 2001,(2001),pp. 629-631.

Affiliated with

Also associated with

Rating

Frequency prescaler apparatus, method, and system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Frequency prescaler apparatus, method, and system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Frequency prescaler apparatus, method, and system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3286807