Frequency/Phase comparison circuit with gated reference and...

Pulse or digital communications – Receivers – Amplitude modulation

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C375S327000, C375S375000, C375S376000, C329S347000, C327S159000, C455S260000

Reexamination Certificate

active

06574287

ABSTRACT:

FIELD OF THE INVENTION
The invention relates to automatic frequency comparison and/or control (AFC) of a phase/frequency of a signal with that of a reference. In a particular embodiment, it is directed to a novel frequency-locked loop architecture which uses gated input and reference signals.
BACKGROUND OF THE INVENTION
The AFC of the invention will be described in connection with a superregenerative (SRG) radio receiver, though the invention should find other AFC applications. SRG radio receivers are used widely for reception of RF (radio frequency) signals because of its circuit simplicity and exceptionally high signal sensitivity. SRG radio receivers require a stable tuned circuit which is realized by the used of some kind of AFC. It should be noted that frequency and phase can be used interchangeably and the invention can be described by using in either term. It is however decided that “frequency” is used throughout the present specification.
A block diagram of a simple SRG receiver is depicted in FIG.
1
. The input signal V
RF
is an RF signal at a fixed frequency f
RF
which is modulated with amplitude-shift keying (ASK); digital data is often transmitted as binary data. V
RF
is connected to some kind of resonant circuit with natural center frequency f
RES
. This resonant circuit is connected to some kind of Q control circuit such that overall resonator Q is variable, controlled by a deterministic signal V
q
. In
FIG. 1
, the resonant circuit is an LC tank circuit with the parallel conductance g
0
representing losses in the passive components, i.e., finite tank Q, and a transconductor g
m
configured as a tunable negative resistor, but other kinds of circuit (e.g., a ring oscillator) are possible. The resonator output voltage V
RES
is connected to an envelope detector followed by a band pass filter (BPF), the combination of which produces a voltage V
OUT
which contains the demodulated data.
Operation of the SRG receiver just described is as follows. The Q control circuit is driven with a periodic voltage (period T
q
, frequency f
q
=1/T
q
) such that for the majority of the period, the resonator is made very slightly unstable. VRES begins to oscillate, building in amplitude with an envelope whose shape is exponential; if left to build for a sufficient period of time, the shape ceases to be exponential because it eventually succumbs to an amplitude limiting mechanism. Usually such a mechanism is inherent to the SRG, for example nonlinearity in the Q control circuit or finite power supply voltage. For the remaining small portion of T
q
, the Q control is driven such that the resonator is very stable, to the point that any built-up oscillations rapidly die out and V
RES
falls to near zero. This is known as “quenching the oscillation”. The quench frequency must be at least twice the data rate as the quenching is a form of sampling of the data and the sampling rate is governed by normal Nyquist restrictions.
The method of data detection at V
RF
works as follows. During the portion of T
q
when V
RES
is permitted to oscillate, the oscillations commence because of wideband thermal noise inherent to any practical electrical system; this creates a nonzero voltage on V
RES
, and positive feedback inside the resonator passband ensures noise components at frequencies close to f
RES
are amplified more than those at other frequencies. As a result, the frequency of the built-up oscillation immediately prior to quenching is the same as the natural center frequency of the resonator. If there is coherent energy at the RF input V
RF
(i.e., a carrier) that falls within the passband of the resonators then the build-up of resonator oscillations is encouraged: the initial voltage at V
RES
has a larger magnitude than it would if only noise were present. The time constant of the exponential build-up is determined by the setting of V
q
alone, and so it is the same whether or not passband energy on V
RF
is present; the more energy present on V
RF
, therefore, the greater the final amplitude of the oscillation. Thus, the energy build-up on V
RES
is proportional to the passband power on V
RF
and an envelope detector/BPF combination is sufficient to generate a signal proportional to this latter quantity. The envelope detector maintains the subcarrier position of the data relative to the carrier while translating the modulated signal to baseband. Hence, unmodulated signals translate to dc and are rejected by the baseband BPF, while the data pass through the BPF. Of course the BPF must be appropriately matched to the data frequency.
FIG. 2
illustrates typical waveforms and waveform envelopes during the operation of the receiver, all being time coordinated. V
q
represent a periodical control signal for quenching. V
RES
envelope shows exponential build-ups and decays of oscillation amplitude.
Usual embodiments of SRG receivers use a resonator with a fixed center frequency. They require this center frequency to be set fairly precisely because the resonator passband is very narrow during operation (this improves sensitivity to weak RF signals). Component tolerances are often sufficiently poor that f
RES
can only be set with enough accuracy via mechanical means (for example, trimming the value of a tunable capacitor by hand) prior to first use of the receiver. Thereafter, f
RES
cannot be changed over the life of the circuit unless it is recalibrated. Manual setting of the resonator frequency is error-prone and expensive; more seriously, f
RES
might drift after calibration, for example, due to component aging or temperature variations. As noted above, the V
q
control is operated such that when the resonator is made to oscillate, the band of frequencies to which the oscillator is sensitive is very narrow; even a slight frequency drift can be enough to mean the transmitted data on V
RF
is no longer within the resonator passband, which means the SRG receiver is no longer capable of receiving the data.
The present invention addresses these problems by the use of the automatic phase/frequency control in general. Its basic concept is applicable to a variety of areas in which phase/frequency control is needed. The invention, however, is described in detail in connection with the SRG in which the resonator center frequency is made tunable (for example, by replacing the capacitor in an LC-based resonator with a varactor), and the AFC of the invention is provided for adjusting f
RES
with no external mechanical control. Moreover, the invention provides a means of controlling f
RES
during receiver operation so that the center frequency is held fixed, even in the face of mechanisms which would otherwise cause the frequency to drift.
Other advantages, objects and features of the present invention will be readily apparent to those skilled in the art from a review of the following detailed description of preferred embodiments in conjunction with the accompanying drawings and claims.
SUMMARY OF THE INVENTION
Briefly stated, the invention is directed to a frequency comparison circuit for comparing frequencies of a variable signal and a reference signal. The frequency comparison circuit includes a phase frequency detector for comparing frequencies of the variable signal and the reference signal and for generating an output that depends upon the relationship of the frequencies; and gate modules at the inputs of the phase frequency detector for gating the variable signal and the reference signal so that only a portion of the variable signal and reference signal are repetitively applied to the inputs of the phase frequency detector for processing.
In accordance with another aspect, the invention is directed to a frequency lock loop circuit for maintaining a predetermined frequency relationship between a detected signal and a reference signal. The frequency lock loop circuit includes a variable tuning circuit for adjusting its tuning frequency to generate the detected signal and a frequency comparator for comparing the frequencies of the detected and reference signals and for generating an output

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Frequency/Phase comparison circuit with gated reference and... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Frequency/Phase comparison circuit with gated reference and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Frequency/Phase comparison circuit with gated reference and... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3145359

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.