Frequency multiplier with phase comparator

Details Frequency multiplier with phase comparator Frequency multiplier with phase comparator

2005-08-30

2005-08-30

Callahan, Timothy P. (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Frequency or repetition rate conversion or control

C327S119000, C327S007000

Reexamination Certificate

active

06937073

ABSTRACT:
A phase comparison of timing signals is made by combinational circuitry which receives the timing signals and a window signal, the window signal identifying edges of the timing signals to be compared. The comparison may result in a charge pumped output which can be fed back to control the phase of one of the timing signals. The phase comparator and charge pump circuit can be included in a multiplier circuitry in which the phase of an input signal is directly compared to the phase of an edge of the multiplied signal.

REFERENCES:
patent: 4626796 (1986-12-01), Elder
patent: 5260608 (1993-11-01), Marbot
patent: 5278702 (1994-01-01), Wilson et al.
patent: 5361254 (1994-11-01), Storck et al.
patent: 5432481 (1995-07-01), Saito
patent: 5514990 (1996-05-01), Mukaine et al.
patent: 5537069 (1996-07-01), Volk
patent: 5646564 (1997-07-01), Erickson et al.
patent: 5717353 (1998-02-01), Fujimoto
patent: 5786715 (1998-07-01), Halepete
patent: 6014177 (2000-01-01), Nozawa
patent: 6037812 (2000-03-01), Gaudet
patent: 6043717 (2000-03-01), Kurd
patent: 6075406 (2000-06-01), Lee et al.
patent: 6087864 (2000-07-01), Aoki
patent: 6097777 (2000-08-01), Tateishi et al.
patent: 6114915 (2000-09-01), Huang et al.
patent: 6208183 (2001-03-01), Li et al.
patent: 6211742 (2001-04-01), Tan et al.
patent: 6259755 (2001-07-01), O'Sullivan et al.
patent: 6275072 (2001-08-01), Dally et al.
patent: 6285225 (2001-09-01), Chu et al.
Dally, William J. and Poulton, John W.,Digital Systems Engineering, Cambridge University Press, 1998, pp. 537-540 and 547-548.
Kim, Weigant and Gray, “PLL/DLL System Noise Analysis for Low Jitter Clock Synthesizer Design,” ISCAS, 1994, pp. 31-34.
Waizman, A., “A Delay Line Loop for Frequency Synthesis of De-Skewed Clock,” IEEE International Solid-State Circuits Conference, 1994, pp. 298-299.
Dally, William J. and Poulton, John W., “Transmitter Equalization for 4Gb/s Signaling,” IEEE Micro, Jan.-Feb. 1997, pp. 48-56.
Dally, William J. and Poulton, John W., “Digital Systems Engineering,” Cambridge University Press, 1998, pp. 428-447, 459-460, 615-620 and 626-627.

Affiliated with

Also associated with

Rating

Frequency multiplier with phase comparator does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Frequency multiplier with phase comparator, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Frequency multiplier with phase comparator will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3443976