Oscillators – Automatic frequency stabilization using a phase or frequency... – Particular error voltage control
Reexamination Certificate
2005-08-30
2005-08-30
Chang, Joseph (Department: 2817)
Oscillators
Automatic frequency stabilization using a phase or frequency...
Particular error voltage control
C331S179000
Reexamination Certificate
active
06937105
ABSTRACT:
The invention provides a frequency locked loop and related method that enables the conversion of a signal frequency with improved stability. A frequency locked loop embodying the invention includes an input for receiving an input signal and an output for outputting an output signal having a different frequency than the input. A frequency detector is configured to receive the first factored input from the primary channel and the second factored input from the secondary channel, to calculate the difference between the first factored input and the second factored input and to produce an output based on the difference between the two factored inputs. A voltage controlled oscillator is configured to receive the output from the frequency detector, and to produce an output signal. The voltage controlled oscillator ultimately sets the output frequency based on the output of frequency detector. Unlike conventional frequency locked loops, the frequency detector receives the inputs from binary rate multipliers, which operate independently of whether the input factors require complex reduction; this is, independently of whether M and N are large and relatively prime the circuit is not burdened with slow correction, since the binary rate multipliers are not dependent on the reducibility of the respective input factors.The invention provides a circuit configuration that operates faster and better that any conventional design and that has no inherent pole in the loop. Furthermore, a circuit configured according to the invention operates independent of whether M and N are relatively large irreducible numbers, such as prime numbers.
REFERENCES:
patent: 3936762 (1976-02-01), Cox et al.
patent: 5055800 (1991-10-01), Black et al.
patent: 5430485 (1995-07-01), Lankford et al.
Chang Joseph
ESS Technology, Inc.
Stevens Law Group P.C.
LandOfFree
Frequency locked loop with improved stability using binary... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Frequency locked loop with improved stability using binary..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Frequency locked loop with improved stability using binary... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3484119