Frequency locked loop, clock recovery circuit and receiver

Details Frequency locked loop, clock recovery circuit and receiver Frequency locked loop, clock recovery circuit and receiver

2005-09-13

2005-09-13

Nguyen, Linh My (Department: 2816)

Oscillators

Automatic frequency stabilization using a phase or frequency...

Afc with logic elements

C331S017000

Reexamination Certificate

active

06943632

ABSTRACT:
A frequency locked loop comprising a controllable oscillator (1) and a control signal generator (2) for generating a control signal (Sc) for the oscillator (1) from a reference signal (Sref) and an output signal (So) from the oscillator (1). The frequency locked loop is characterized in that, the control signal generator (2) comprises a first chain including a high pass filter (21) and a non-linear processing unit (22) for generating a first intermediate signal (S1) from the reference signal (Sref), a second chain including a high pass filter (23) and a non-linear processing unit (24) for generating a second intermediate signal (S2) from the output signal (So) of the controllable oscillator (1), a combination unit (25) for generating a third intermediary signal (S3) from the first (S1) and the second intermediary signal (S2), a low-pass filter (26) for providing the control signal (Sc) in response to the third intermediary signal (S3).

REFERENCES:
patent: 5521557 (1996-05-01), Yamashita et al.
patent: 6643346 (2003-11-01), Pedrotti et al.

Affiliated with

Also associated with

Rating

Frequency locked loop, clock recovery circuit and receiver does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Frequency locked loop, clock recovery circuit and receiver, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Frequency locked loop, clock recovery circuit and receiver will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3445524