Frequency locked loop

Details Frequency locked loop Frequency locked loop

2006-02-21

2006-02-21

Wells, Kenneth B. (Department: 2816)

Oscillators

Automatic frequency stabilization using a phase or frequency...

Afc with logic elements

C331S018000, C327S156000, C327S162000

Reexamination Certificate

active

07002415

ABSTRACT:
A frequency locked loop in a microcontroller integrated circuit has a precision digital feedback control loop. The frequency locked loop performs a clock multiplication function such that an inexpensive and low frequency external crystal is usable to both clock a processor of the microcontroller with a higher frequency and low-jitter clock signal and to clock a real time clock of the microcontroller with a low frequency time base that is a power of two multiple of one hertz. In one embodiment, the digital feedback control loop includes a ramp generator, a digital filter, and a loop divider. The ramp generator is controlled to output steeper and steeper ramps as the frequency locking process proceeds toward frequency lock. A preset value that presets the loop divider is changed to adjust the phase of a feedback signal with respect to a reference input signal.

REFERENCES:
patent: 4093997 (1978-06-01), Germer
patent: 5638010 (1997-06-01), Adams
patent: 5757238 (1998-05-01), Ferraiolo et al.
patent: 5811998 (1998-09-01), Lundberg et al.
patent: 5892407 (1999-04-01), Ishii
patent: 5943381 (1999-08-01), Zampetti
patent: 6150889 (2000-11-01), Gulliver et al.
patent: 6166606 (2000-12-01), Tsyrganovich
patent: 6186140 (2001-02-01), Hoague
patent: 6282589 (2001-08-01), Porterfield et al.
patent: 6356158 (2002-03-01), Lesea
patent: 6401156 (2002-06-01), Mergard et al.
patent: 6636122 (2003-10-01), Tsyrganovich
patent: 6665802 (2003-12-01), Ober
patent: 6862605 (2005-03-01), Wilber
G. Fairhurst, “Phase Locked Loop (PLL),” United Kingdom, dated Jan. 10, 2001, downloaded on May 24, 2004 from http://www.erg.abdn.ac.uk/users/gorry/course/phy-pages/dpll.html, 2 pages.
T. Olsson and Peter Nilsson, “An all-Digital PLL Clock Multiplier,” Dept of Electroscience, Lund University, Lund, Sweden, date unknown (perhaps 2002), downloaded on May 24, 2004 from http://www.ap-asic.org/2002/proceedings/5B/5B-3.PDF, 4 pages.
T. Olsson and Peter Nilsson, “A Digital PLL made from Standard Cells,” Dept of Electroscience, Lund Univerity, Lund, Sweden, date unknown (perhaps 2002), downloaded on May 24, 2004 from http://kontoret.webmaster.se/dockeeperfiles/340/887/A—Digital—PLL—made—from—Standard—Cells.pdf, 4 pages.
D. Abramovitch, “Lyapunov Redesign of Classical Digital Phase-Lock Loops,” Agilent Labs, Palo Alto, CA, dated Jun. 5, 2003, downloaded on May 24, 2004 from http://www.labs.agilent.com/personal/Danny—Abramovitch/pubs/lpll—cdig—talk.pdf, 22 pages.

Affiliated with

Also associated with

Rating

Frequency locked loop does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Frequency locked loop, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Frequency locked loop will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3709797