Frequency doubler with adjustable duty cycle

Details Frequency doubler with adjustable duty cycle Frequency doubler with adjustable duty cycle

1998-01-22

1999-10-05

Wells, Kenneth B.

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Rectangular or pulse waveform width control

327116, 327276, H03K 3017

Patent

active

059630710

ABSTRACT:
An adjustable duty-cycle circuit includes an EXCLUSIVE-OR circuit for combining a divided reference input signal at a frequency .function..sub.IN /2 with a variably delayed divided reference input signal to provide an output frequency V.sub.O at .function..sub.IN with an adjustable duty cycle. A variable delay circuit, or delay line, is controlled by a control signal which is generated by comparing a signal equal to the average (DC) value of V.sub.O with an adjustable DC reference signal from a voltage divider or a DAC. An output signal from the comparator is filtered to provide the control signal V.sub.C for the delay circuit to control the duty cycle of the output signal. To provide a frequency doubler, the reference input signal is not divided by two to thereby obtain an output signal at 2.function..sub.IN with an adjustable duty cycle. Frequency multipliers for N=3, 5, 7, etc. are implemented with additional delays and exclusive logic circuits.

REFERENCES:
patent: 3949394 (1976-04-01), Kennedy
patent: 4042834 (1977-08-01), Pace
patent: 4048571 (1977-09-01), Jacobson
patent: 4052626 (1977-10-01), Tuma et al.
patent: 4277697 (1981-07-01), Hall et al.
patent: 4527075 (1985-07-01), Zbinden
patent: 4634987 (1987-01-01), Nolte
patent: 4669099 (1987-05-01), Zinn
patent: 4734591 (1988-03-01), Ichitsubo
patent: 4956797 (1990-09-01), Berard
patent: 4967160 (1990-10-01), Quievy et al.
patent: 5008636 (1991-04-01), Markinson et al.
patent: 5111066 (1992-05-01), Artieri et al.
patent: 5132632 (1992-07-01), Russell et al.
patent: 5224193 (1993-06-01), Risk
patent: 5321734 (1994-06-01), Ogata
patent: 5339052 (1994-08-01), Melse
patent: 5392014 (1995-02-01), Nishida et al.
patent: 5426384 (1995-06-01), May
patent: 5451893 (1995-09-01), Anderson
patent: 5455530 (1995-10-01), Huppenthal et al.
patent: 5514990 (1996-05-01), Mukaine et al.
patent: 5530387 (1996-06-01), Kim
patent: 5548235 (1996-08-01), Marbot
patent: 5614841 (1997-03-01), Marbot et al.
Kim, Gyudong et al., "A Low-Voltage, Low-Power CMOS Delay Element," IEEE Journal, vol. 31, No. 7, Jul. 1996, pp. 966-971.

Affiliated with

Also associated with

Rating

Frequency doubler with adjustable duty cycle does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Frequency doubler with adjustable duty cycle, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Frequency doubler with adjustable duty cycle will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1175866