Frequency doubler using digital delay lock loop

Details Frequency doubler using digital delay lock loop Frequency doubler using digital delay lock loop

1997-06-05

2000-08-08

Callahan, Timothy P.

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Synchronizing

327116, 327150, 327161, 331 25, 331DIG2, 375376, H03L 706

Patent

active

061007366

ABSTRACT:
A phase comparator compares phase of a clock signal and a generated comparison clock signal based upon rising edges. The output of the phase comparator may include a series of short up (U) pulses or down (D) pulses, depending whether the phase of the comparison clock is leading or lagging the clock. Up and down pulses U and D control an up/down shift register which in turn compensates phase difference by inserting or removing additional discrete delay elements in a variable delay line. Based upon delay signals generated by the variable delay line, a double frequency clock generator generates a 2.times. clock signal. The 2.times. clock signal is divided by 2 in a divider to supply the phase comparator with the generated comparison clock signal. The feedback scheme helps the digital delay lock loop of stabilize after a few clock cycles without additional external control. The use of digital delay elements in the delay lock loop eliminates the need for large analog circuits used in PLLs, and thus saves silicon (wafer) space. In addition, the digital circuitry of the present invention consumes less power than a comparable analog PLL. Moreover, the circuit of the present invention will lock at phase quickly. The digital design of the present invention may also be less sensitive to technology type (i.e., types of digital design) and thus be transitioned to future designs with less debugging and the like.

REFERENCES:
patent: 5055800 (1991-10-01), Black et al.
patent: 5079519 (1992-01-01), Ashby et al.
patent: 5111066 (1992-05-01), Artieri et al.
patent: 5124656 (1992-06-01), Yassa et al.
patent: 5230014 (1993-07-01), Benhamida
patent: 5317202 (1994-05-01), Waizman
patent: 5347232 (1994-09-01), Nishimichi
patent: 5355037 (1994-10-01), Andresen et al.
patent: 5359232 (1994-10-01), Eitrheim et al.
patent: 5422835 (1995-06-01), Houle et al.
patent: 5479125 (1995-12-01), Tran
patent: 5548235 (1996-08-01), Marbot
patent: 5552727 (1996-09-01), Nakao
patent: 5614855 (1997-03-01), Lee et al.
patent: 5721501 (1998-02-01), Toyoda et al.
Okajima, Y., et al., "Digital Delay Locked Loop and Design Technique for High Speed Synchronous Intreface", IEICE Transactions Electronics, vol. E79C, No. 6, pp. 798-807, Jun. 1, 1996.
Okajima, Y. et al., "Digital Delay Locked Loop and Design Technique for High-Speed Synchronous Interface", pp. 798-807, IENCE Trans. Electron, vol. E79-C, No. 6, Jun. 1996.

Affiliated with

Also associated with

Rating

Frequency doubler using digital delay lock loop does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Frequency doubler using digital delay lock loop, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Frequency doubler using digital delay lock loop will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1153745