Frequency comparator circuit

Details Frequency comparator circuit Frequency comparator circuit

2004-03-19

2004-12-21

Wambach, Margaret R. (Department: 2816)

Electrical pulse counters, pulse dividers, or shift registers: c

Systems

Comparing counts

C377S050000, C327S043000, C327S048000, C327S049000

Reexamination Certificate

active

06834093

ABSTRACT:

FIELD OF THE INVENTION
The invention is related phase-locked loops, and, in particular, to a frequency comparator circuit that includes a frequency detector circuit.
BACKGROUND OF THE INVENTION
Phase-locked loop (PLL) circuits are useful in many electronic systems. For example, PLL circuits may be used for master clock generation for a microprocessor system, clock generation for a sampling clock in an analog-to-digital conversion system, clock generation for data recovery in a low-voltage differential signal (LVDS) driver/receiver system, as well as numerous other applications.
PLL applications typically provide an output clock signal by comparing the output clock signal to a reference clock signal. A phase-frequency detector (PFD) circuit is often employed to provide a raw control signal to a loop filter. The phase-frequency detector circuit provides the raw control signal in response to comparing the phase and frequency of the output clock signal to the reference clock signal. The loop filter often is a low-pass filter (LPF) that is arranged to provide a smoothed or averaged control signal in response to raw control signal. Typically, a voltage-controlled oscillator (VCO) is arranged to receive the control signal from the loop filter. The VCO produces the clock signal in response to the control signal such that the frequency of the clock is varied until the phase and frequency of the clock signal are matched to the reference clock signal.
A PLL circuit may include a PFD circuit that provides UP and DOWN signals in response to the comparison between the output clock signal and the reference clock signal. The UP and DOWN signals are dependent on both the phase and frequency of the output and reference clock signals. The UP signal is active when the frequency of the output clock signal is lower than the reference signal, while the DOWN signal is active when the frequency of the output clock signal is determined to be higher than the reference signal. Similarly, the UP signal is active when the phase of the output clock is lagging behind the phase of the reference clock, and the DOWN signal is active when the phase of the output clock is leading the phase of the reference clock.


REFERENCES:
patent: 5929670 (1999-07-01), Yamashita
patent: 6563346 (2003-05-01), Abbiate et al.
patent: 6642747 (2003-11-01), Chiu

Affiliated with

Also associated with

Rating

Frequency comparator circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Frequency comparator circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Frequency comparator circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3300474