Multiplex communications – Wide area network – Packet switching
Patent
1979-04-09
1981-11-17
Stewart, David L.
Multiplex communications
Wide area network
Packet switching
370107, H04J 306
Patent
active
043015344
ABSTRACT:
A frame synchronization system for time division multiplexed data wherein all the time slots of the frame are considered during the course of the frame as opposed to being considered individually.
The framing system comprises a first memory, e.g., a random access memory (RAM), and a second memory, e.g., a programmable read-only memory (ROM). The RAM includes respective locations corresponding to each relative bit time slot in the framing interval. The ROM includes respective locations corresponding to each correlation state in a predetermined sequence of states, respectively indicative of the number sequential bits in a given time slot matching the synchronization pattern. Each word in the ROM contains, in a link field, indicia of the ROM locations corresponding to the next state in the sequence. The ROM word also contains indicia of whether or not a correlation state has been attained indicative of the frame sync bit. Each RAM location is sequentially addressed in synchronism with the data input stream. The RAM output is applied, together with the data train bit, to the address input of the ROM. The contents of the RAM location corresponding to the instantaneous bit time slot provides the base address, e.g., the most significant bits, and the data bit provides the least significant bit of the address of the ROM location to be accessed. The indicia in the addressed ROM locations corresponding to the next state in sequence is fed back as a data input to the RAM and loaded into the location corresponding to the instantaneous time slot. If the state associated with the addressed ROM location indicates sufficient correlation to the predetermined sync pattern, a pulse is generated on a frame sync line during the time slot to indicate the occurrence of the framing bit. Various correlation state sequences are also described.
REFERENCES:
patent: 3537069 (1970-10-01), van de Houten
patent: 3576947 (1971-05-01), Kruger
patent: 3603735 (1971-09-01), Cleobury
patent: 3742139 (1973-06-01), Boehly
patent: 3854011 (1974-12-01), Mallory
patent: 3883929 (1975-05-01), de Cremiers
patent: 4002845 (1977-01-01), Kaul
patent: 4004100 (1977-01-01), Takimoto
patent: 4016368 (1977-04-01), Apple
patent: 4060797 (1977-11-01), Maxwell
Digital Switch Corporation
Stewart David L.
LandOfFree
Framing circuit for time multiplexed data does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Framing circuit for time multiplexed data, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Framing circuit for time multiplexed data will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1295790