Framework for parallelizing general reduction

Data processing: software development – installation – and managem – Software program development tool – Translation of code

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C717S119000, C717S141000, C717S154000, C717S159000

Reexamination Certificate

active

08037462

ABSTRACT:
A method for providing parallel processing capabilities including: performing scalar and array privatization analysis via a compiler; checking whether an assignment statement is reducible; recognizing reduction patterns through a pattern matching algorithm; classifying a reduction type of each of the reduction patterns; and performing transformations and code generation for each reduction the reduction type of each of the reduction patterns.

REFERENCES:
patent: 5790859 (1998-08-01), Sarkar
patent: 5937194 (1999-08-01), Sundaresan
patent: 6282704 (2001-08-01), Iitsuka
patent: 7620945 (2009-11-01), Song et al.
patent: 2003/0126589 (2003-07-01), Poulsen et al.
patent: 2004/0117781 (2004-06-01), Bera
Suganuma, Toshio et al., “Detection and Global Optimization of Reduction Operations for Distributed Parallel Machines,” Proceedings of the 10th International Conference on Supercomputing, 1996, pp. 18-25.
Maydan, Dror E. et al., “Array Data-Flow Analysis and Its Use in Array Privatization,” Proceedings of the 20th ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages, 1993, pp. 2-15.
Li, Zhiyuan, “Array Privatization for Parallel Execution of Loops,” Proceedings of the 6th International Conference on Supercomputing, 1992, pp. 313-322.
Rauchwerger, Lawrence; Padua, David A.; “LRPD Test: Speculative Run-Time Parallelization of Loops with Privatization and Reduction Parallelization.” IEEE Transactions on Parallel and Distributed Systems, vol. 10, No. 2, Feb. 1999, pp. 160-180.
Gutierrez, E.; Plata, O.; Zapata, E. L.; “A Compiler Method for the Parallel Execution of Irregular Reductions in Scalable Shared Memory Multiprocessors.” Proceedings of the International Conference on Supercomputing, 2000, pp. 78-87.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Framework for parallelizing general reduction does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Framework for parallelizing general reduction, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Framework for parallelizing general reduction will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4275066

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.