Data processing: structural design – modeling – simulation – and em – Simulating electronic device or electrical system – Circuit simulation
Reexamination Certificate
2006-03-24
2009-10-20
Bahta, Kidest (Department: 2123)
Data processing: structural design, modeling, simulation, and em
Simulating electronic device or electrical system
Circuit simulation
C716S030000
Reexamination Certificate
active
07606694
ABSTRACT:
A system for performing cycle accurate simulation of a circuit design can include a plurality of cycle accurate models, wherein each cycle accurate model is a software object representation of a hardware function, and a scheduler configured to execute each cycle accurate model at clock cycle boundaries determined during a simulation session.
REFERENCES:
patent: 5787245 (1998-07-01), You et al.
patent: 6052524 (2000-04-01), Pauna
patent: 6053947 (2000-04-01), Parson
patent: 6691301 (2004-02-01), Bowen
patent: 6993469 (2006-01-01), Bortfeld
patent: 7266791 (2007-09-01), Morishita et al.
patent: 7346903 (2008-03-01), Ball et al.
patent: 2004/0117167 (2004-06-01), Neifert et al.
Semeria et al, “Resolution, Optimization and Encoding of Pointer Variables for the Behavioral Synthesis from C”, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 20, No. 2, Feb. 2001.
Ghasemzadeh et al, “A Fast Cycle-Based Approach for Synthesizable RT Level VHDL Simulation”, The 12th International Conference on Microelectronics, Oct. 31-Nov. 2, 2000.
Ma et al, “Hybrid Simulation for IP-Based Design”, IEIC Technical Report, vol. 99, No. 229, pp. 29-33, 1999.
DeVane et al, “Efficient Circuit Partitioning to Extend Cycle Simulation Beyond Synchronous Circuits”, 1997 IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, pp. 154-161, Nov. 9-13, 1997.
Rodrigues, Arun, “A Comparison of Serial Simulation Frameworks for Simulation of Computer Architectures”, Computer Science and Engineering Technical Report TR 2004-32, Department of Computer Science and Engineering, University of Notre Dame, 2004.
Mycroft et al, “Higher-level Techniques for Hardware Description and Synthesis”, International Journal on Software Tools for Technology, vol. 4, No. 3, May 2002).
U.S. Appl. No. 10/930,430, filed Aug. 31, 2004, Ganesan et al.
Carrillo Jorge Ernesto
Ganesan Satish R.
Kasat Amit
Velusamy Sivakumar
Bahta Kidest
Cartier Lois D.
Cuenot Kevin T.
Jacob Mary C
Xilinx , Inc.
LandOfFree
Framework for cycle accurate simulation does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Framework for cycle accurate simulation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Framework for cycle accurate simulation will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4133085