Multiplex communications – Communication techniques for information carried in plural... – Combining or distributing information via time channels
Reexamination Certificate
2000-05-03
2004-02-17
Pezzlo, John (Department: 2662)
Multiplex communications
Communication techniques for information carried in plural...
Combining or distributing information via time channels
C307S402000, C307S328000
Reexamination Certificate
active
06693919
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to a frame synchronization method and a frame synchronization circuit which are applicable to ATM (Asynchronous Transfer Mode) communications, especially an ATM physical layer protocol.
2. Description of the Prior Art
Data transmission processes for ATM communications include a process for storing ATM cells in transmission frames according to SDH (Synchronous Digital Hierarchy) and transmitting the stored ATM cells, and a process for transmitting ATM cells per se on a transmission path. Frame synchronization according to the former transmission process will be described below by way of example.
An STS (Synchronous Transport Signal)-N frame structure for an ATM physical layer interface is illustrated in
FIG. 1
of the accompanying drawings. The STS-N frame has N×90 bytes×9 columns, and comprises two areas, i.e., a transport overhead of 3×N bytes and an STS-N envelope capacity storing ATM cells therein. “N” in the STS-N frame represents a multiplex level.
Frame synchronization patterns A
1
, A
2
indicating the beginning of the frame are set in the transport overhead in the first column of the STS-N frame. Each of the frame synchronization patterns A
1
, A
2
comprises N bytes. If the frame synchronization pattern A
1
is set to “F6” and the frame synchronization pattern A
2
is set to “28”, for example, then a frame synchronization pattern F628[HEX: hexadecimal notation] is established.
FIG. 2
of the accompanying drawings shows frame synchronization state transitions according to a conventional frame synchronization method. A state for establishing synchronization from an out-of-synchronization state is referred to as a HUNT state. In the HUNT state, a received STS-N frame is inspected to ascertain whether the frame synchronization pattern F628[HEX] is detected or not. If the frame synchronization pattern F628[HEX] is detected once from the received STS-N frame, then it is assumed that the beginning of the frame is detected, and a transition occurs from the HUNT state to a PRESYNC state (pre-synchronization state). If the frame synchronization pattern F628[HEX] is not detected, a successively received STS-N frame is inspected.
In the PRESYNC state, a STS-N frame received after the STS-N frame from which the frame synchronization pattern F628[HEX] has been detected in the HUNT state is inspected to ascertain whether the frame synchronization pattern F628[HEX] is consecutively detected at the A
1
, A
2
byte positions. If the frame synchronization pattern F628[HEX] is consecutively detected at the A
1
, A
2
byte positions, then a transition occurs from the PRESYNC state to a SYNC state (synchronization state). If the frame synchronization pattern F628[HEX] is not detected, then a transition occurs from the PRESYNC state back to the HUNT state.
In the SYNC state, a received STS-N frame is inspected to ascertain whether the frame synchronization pattern F628[HEX] is detected or not. If the frame synchronization pattern F628[HEX] is not detected at the A
1
, A
2
byte positions., then a transition occurs from the SYNC state to a PREHUNT state (pre-hunting state). If the frame synchronization pattern F628[HEX] is detected at the A
1
, A
2
byte positions, then a successively received STS-N frame is inspected.
In the PREHUNT state, it is inspected whether the frame synchronization pattern F628[HEX] is detected in three consecutive frames at the A
1
, A
2
byte positions or not. If the frame synchronization pattern F628[HEX] is not detected in three consecutive frames, then a transition occurs from the PREHUNT state to the HUNT state. If the frame synchronization pattern F628[HEX] is detected even once, a transition occurs from the PREHUNT state back to the SYNC state (synchronization state).
In the above frame synchronization, it is necessary that the frame synchronization pattern F628[HEX] be detected consecutively twice as a condition to be met in order to enter the SYNC state from the HUNT state via the PRESYNC state, and it is necessary that the frame synchronization pattern F628[HEX] be not detected consecutively four times as a condition to be met in order to enter the HUNT state from the SYNC state via the PREHUNT state. Such conditions for determining synchronization and out-of-synchronization are referred to as backward protection and forward protection, respectively, and the numbers of conditions to be met are referred to as backward protection stage count &dgr; and forward protection stage count &agr;, respectively. In the above conventional frame synchronization, the backward protection stage count &dgr;=2 and the forward protection stage count &agr;=4.
If the forward protection stage count &agr; is reduced, then the danger of an erroneous transition to the HUNT state due to a transmission error is increased. If the forward protection stage count &agr; is increased, then the time consumed after synchronization until the HUNT state is reached is increased. If the backward protection stage count &dgr; is reduced, then the danger of an erroneous detection of a frame synchronization pattern is increased. If the backward protection stage count &dgr; is increased, then the probability of a return to the HUNT state is increased.
It is preferable that the user be allowed to set the backward protection stage count &dgr; and the forward protection stage count &agr; to arbitrary values in view of their characteristics described above. Heretofore, however, the backward protection stage count &dgr; and the forward protection stage count &agr; are fixed to &dgr;=2, &agr;=4, and the user is unable to set these counts to arbitrary values. If transitions from the HUNT state via the PRESYNC state to the SYNC state and then from the SYNC state via the PREHUNT state to the HUNT-state are carried out in actual operation, 6 frames (125 &mgr;sec.×6 frames=750 &mgr;sec.) are required at a minimum, and the user cannot shorten this period of time.
Japanese laid-open patent publication No. 8-214002 discloses a frame synchronization process which has one forward protection stage and one backward protection stage for frame synchronization with respect to an EMSD (Extended Maintenance Signal Driver) highway. According the disclosed frame synchronization process, if a normal synchronization FCK is received in the hunting state, data start to be read from a corresponding frame. If an abnormal synchronization FCK is received even once in the synchronization state, then a transition occurs from the synchronization state to the hunting state. Data from that time on are discarded, and the data received immediately prior to that time is maintained until synchronization is established next time. According the disclosed frame synchronization process, however, the user is unable to set the backward protection stage count &dgr; and the forward protection stage count &agr; to arbitrary values.
SUMMARY OF THE INVENTION
It is therefore an object of the present invention to provide a frame synchronization method and a frame synchronization circuit which allow the user to set the backward protection stage count &dgr; and the forward protection stage count &agr; to arbitrary values.
To achieve the above object, there is provided in accordance with the present invention a method of achieving frame synchronization for received frame data with a predetermined frame synchronization pattern inserted in the beginning of each of transmission frames containing ATM cells in a frame synchronization circuit, comprising the steps of detecting the frame synchronization pattern from the received frame data, generating a first pulse signal of one clock pulse in timed relationship to the detection of the frame synchronization pattern from the received frame data, detecting a transition from a hunting state to one of pre-synchronizati
Foley & Lardner
NEC Electronics Corporation
Pezzlo John
LandOfFree
Frame synchronization method and frame synchronization circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Frame synchronization method and frame synchronization circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Frame synchronization method and frame synchronization circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3313109