Frame resynchronization circuit for digital receiver

Multiplex communications – Wide area network – Packet switching

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

371 47, 375116, 375108, H04J 306, H04K 704

Patent

active

043162843

ABSTRACT:
Framing of a digital receiver to synchronize with a true framing pattern is realized by employing an autonomous clock to generate framing pattern bits and other timing signal, and by employing a cyclical-redundancy-check (CRC) to eliminate the possibility of framing on false framing patterns. To this end, a frame synchronization circuit detects all possible framing candidate bit positions in a received time division signal and generates a frame resynchronization pulse corresponding to the framing candidate bit positions thereby causing the autonomous clock to synchronize to the associated framing pattern. If the framing pattern on which the clock is synchronized is a false one a loss of CRC signal is generated which initiates synchronizing on the next detected framing pattern. This process is iterated until no loss of CRC signal is generated thereby indicating synchronization on the true framing pattern.

REFERENCES:
patent: 4016368 (1977-04-01), Apple, Jr.
patent: 4032885 (1977-06-01), Roth
patent: 4125745 (1978-11-01), Steidl
patent: 4142070 (1979-02-01), Landauer
patent: 4154984 (1979-05-01), Murasov
patent: 4229792 (1980-10-01), Jensen et al.
"DS-1 Extended Framing Format", USITA Meeting, AT&T Basking Ridge, N.J., Apr. 16, 1980, pp.1-7.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Frame resynchronization circuit for digital receiver does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Frame resynchronization circuit for digital receiver, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Frame resynchronization circuit for digital receiver will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-945436

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.