Frame buffer architecture capable of accessing a pixel aligned M

Details Frame buffer architecture capable of accessing a pixel aligned M Frame buffer architecture capable of accessing a pixel aligned M

1987-02-12

1990-02-20

Harkcom, Gary V.

Boots, shoes, and leggings

364900, 3649261, 3649274, 3649393, 3649575, G06F 1200

Patent

active

049032178

ABSTRACT:
A frame buffer memory organization which is capable of accessing a pixel aligned M by N array of contiguous pixels on the screen from a frame buffer memory constructed of an M by N array of memory chips by driving a common address bus to all the memory chips, and by driving N RAS wires horizontally across the memory chip array and M CAS wires vertically down the memory chip array. The writing of individual pixels in this array is enabled by energizing the write enable pins to each memory chip directly.
The data wires in the memory organization are tied together such that M horizontal pixels in a single row can be read or written simultaneously. Additionally, all M and N pixels may be written simultaneously if the data in all vertical columns is the same.
The frame buffer includes a selectively energizable plane mask for disabling desired planes of accessed pixels.
By sequentially controlling the output enables to the different rows of the addressed M by N array, the frame buffer can provide rapid access to N-1 rows after normally accessing the first one.
The described architecture will work equally well for M by N other array organizations with a different size (e.g., 8 by 8, 3 by 4, 5 by 4, etc). These other configurations would of course require as many concurrently accessable memory chips or sections as there are pixels in the accessed rectangular array as will be well understood.

REFERENCES:
patent: 4434502 (1984-02-01), Arakawa et al.
patent: 4442503 (1984-04-01), Schutt et al.
patent: 4475104 (1984-10-01), Shen
patent: 4509043 (1985-04-01), Mossaides
patent: 4648049 (1987-03-01), Dines et al.
patent: 4663735 (1987-05-01), Novak et al.
patent: 4691295 (1987-09-01), Erwin et al.
patent: 4779223 (1988-10-01), Asai et al.

Affiliated with

Also associated with

Rating

Frame buffer architecture capable of accessing a pixel aligned M does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Frame buffer architecture capable of accessing a pixel aligned M, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Frame buffer architecture capable of accessing a pixel aligned M will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1621407