Pulse or digital communications – Equalizers – Automatic
Reexamination Certificate
2011-05-03
2011-05-03
Bocure, Tesfaldet (Department: 2611)
Pulse or digital communications
Equalizers
Automatic
C375S234000
Reexamination Certificate
active
07936812
ABSTRACT:
Decision feedback equalization (DFE) circuits are disclosed for use with fractional-rate clocks of lesser frequency than the data signal. For example, a one-half-rate clocked DFE circuit utilizes two input data paths, which are respectively activated on rising and falling edges of an associated half-rate clock. Each of the input data paths has a pair of comparators with differing reference voltage levels. The comparators in each input data path output to a multiplexer, which picks between the two comparator outputs depending on the logic level of the previously received bit. The output of each input data path is sent as a control input to the multiplexer of the other data path. Thus, the results from previously-detected bits affect which comparator's output is passed to the output of the circuit, even though the synchronizing clock is half the frequency of the data. A quarter-rate DFE circuit is also disclosed which operates similarly.
REFERENCES:
patent: 6728324 (2004-04-01), Shan et al.
patent: 6904110 (2005-06-01), Trans et al.
patent: 7095245 (2006-08-01), Zumkehr et al.
patent: 7433397 (2008-10-01), Garlepp et al.
patent: 7590175 (2009-09-01), Leibowitz et al.
patent: 7627029 (2009-12-01), Ho et al.
patent: 2006/0029164 (2006-02-01), Hwang
patent: 2008/0240218 (2008-10-01), Sumesaglam
patent: 2009/0316767 (2009-12-01), Hidaka
patent: 2009/0316771 (2009-12-01), Hidaka
patent: 2009/0316772 (2009-12-01), Hidaka
patent: 2010/0061499 (2010-03-01), Mijuskovic
International Preliminary Report on Patentability regarding corresponding PCT application No. PCT/US2008/065843, dated Jan. 14, 2010.
International Search Report regarding PCT Application No. PCT/US2008/065843, dated Dec. 29, 2008.
M.E. Austin, “Decision-feedback equalization for digital communication dispersive channels,” Massachusetts Institute of Technology: Research Laboratory of Electronics, Cambridge, Tech. Rep. 461 (1967).
R.S. Kajley et al., “A mixed-signal decision-feedback equalizer that uses a look-ahead architecture,” IEEE J. Solid-State Circuits, vol. 32, No. 3, pp. 450-459 (Mar. 1997).
A. Emami-Neyestanak, et al., “A 6.0-mW 10.0-Gb/s receiver with switched-capacitor summation DFE,” IEEE Journal of Solid-State Circuits, vol. 42, No. 4, pp. 889-896 (Apr. 2007).
J. Zerbe, et al., “Comparison of adaptive and non-adaptive equalization methods in high-performance backplanes,” proceedings of DesignCon (Jan.-Feb. 2005).
C.R. Gauthier, et al., “Dynamic receiver biasing for inter-chip communication,” Proceedings of the Conference on Advanced Research in VLSI (2001).
Bocure Tesfaldet
Micro)n Technology, Inc.
Williams Lawrence B
Wong Cabello Lutsch Rutherford & Brucculeri LLP
LandOfFree
Fractional-rate decision feedback equalization useful in a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Fractional-rate decision feedback equalization useful in a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fractional-rate decision feedback equalization useful in a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2628412