FPLL with third multiplier in an analog input signal

Details FPLL with third multiplier in an analog input signal FPLL with third multiplier in an analog input signal

1998-12-23

2000-05-30

Mis, David

Demodulators

Phase shift keying or quadrature amplitude demodulator

Input signal combined with local oscillator or carrier...

329309, 331 1A, 331 12, 331 23, 348726, H03L 7087, H04L 27227

Patent

active

060695242

ABSTRACT:
A FPLL has an I, a Q and a third multiplier, with the I multiplier supplying demodulated signals to a limiter and the Q multiplier supplying signals to a loop filter. A VCO and phase shift circuit supply quadrature signals to the I and Q multipliers. The analog input signal is applied to the I multiplier and to the third multiplier. The third multiplier, which is located in an AC path in the loop to avoid the effects of offsets due to stray DC voltages and currents, is also supplied with the digital output of the limiter. The third multiplier supplies its output to the Q multiplier.

REFERENCES:
patent: 5745004 (1998-04-01), Mycynek et al.

Affiliated with

Also associated with

Rating

FPLL with third multiplier in an analog input signal does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with FPLL with third multiplier in an analog input signal, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and FPLL with third multiplier in an analog input signal will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1913129