FPGA with parallel and serial user interfaces

Details FPGA with parallel and serial user interfaces FPGA with parallel and serial user interfaces

1995-09-06

1998-04-07

Teska, Kevin J.

Boots, shoes, and leggings

326 38, G06F 1750, H03K 19173

Patent

active

057372357

ABSTRACT:
A configuration structure for a field programmable gate array (FPGA) allows a user to reconfigure or partly reconfigure the FPGA from within the FPGA, allows an addressable configuration memory to be addressed in parallel through a set of address and data or through a serial interface. Signals such as chip-enable and other control signals can be modified by user logic so that data loaded through a serial interface pin is entered into an addressed portion of configuration memory. The configuration memory programs not only the internal circuitry accessed by the user but also a programmable switch for directing signals between external pins, configuration memory control lines, and a serial data interface. Providing both parallel and serial interfaces allows a programmable switch which is initially configured to connect its related pad or pads to configuration control lines such as a chip enable line or a serial data input line to later be configured to connect an internally generated signal or signals to the line or lines and thus override any external signal which would have been connected to that line or lines.

REFERENCES:
patent: Re34363 (1993-08-01), Freeman
patent: 5056015 (1991-10-01), Baldwin et al.
patent: 5187393 (1993-02-01), El Gamal et al.
patent: 5343406 (1994-08-01), Freeman
patent: 5347181 (1994-09-01), Ashby et al.
patent: 5359536 (1994-10-01), Agrawal et al.
patent: 5394031 (1995-02-01), Britton et al.
patent: 5457410 (1995-10-01), Ting
patent: 5465056 (1995-11-01), Hsieh et al.
patent: 5493239 (1996-02-01), Zlotnick
patent: 5510730 (1996-04-01), El Gamal et al.
patent: 5572148 (1996-11-01), Lytle et al.
Betty Prince, "Semiconductor Memories", copyright 1983, 1991, John Wiley & Sons, pp. 149-174.

Affiliated with

Also associated with

Rating

FPGA with parallel and serial user interfaces does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with FPGA with parallel and serial user interfaces, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and FPGA with parallel and serial user interfaces will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-19443