FPGA logic cell internal structure including pair of look-up tab

Details FPGA logic cell internal structure including pair of look-up tab FPGA logic cell internal structure including pair of look-up tab

1997-09-24

2000-02-15

Teska, Kevin J.

39550018, G06F 9455

Patent

active

060262273

ABSTRACT:
A field programmable gate array has a matrix of programmable logic cells and a bus network of local and express bus lines. The bus network effectively partitions the matrix into blocks of cells with each block having its own distinct set of local bus lines. Express bus lines extend across more than one block of cells by means of repeater switch units that also connect local bus lines to express bus lines. The grouping of cells into blocks with repeaters aligned in rows and columns at the borders between blocks creates spaces at the corners of blocks that can be filled with RAM blocks, other memory structures, specialized logic structures or other dedicated function elements that are connected to the bus network. The RAM blocks can be single or dual port SRAM addressed through the bus lines. Pairs of adjacent columns of RAM blocks may be commonly addressed by the same set of bus lines. Other specialized or dedicated logic might also fill those corner spaces. Logic cells are directly connected to neighboring cells, including diagonally adjacent cells, and are also connected to local bus lines. The arrangement of express bus lines is preferably staggered in such a way that they connect to non-consecutive repeaters in an alternating manner. I/O pads connect to cells at the perimeter of the matrix and to the bus network. Preferably, pads are connectable to more than one cell and more than one row or column of bus lines, and each perimeter cell can be connected to any of several I/O pads.

REFERENCES:
patent: Re34363 (1993-08-01), Freeman
patent: 4700187 (1987-10-01), Furtek
patent: 4706216 (1987-11-01), Carter
patent: 4758985 (1988-07-01), Carter
patent: 4873459 (1989-10-01), El Gamal et al.
patent: 4918440 (1990-04-01), Furtek
patent: 4935734 (1990-06-01), Austin
patent: 5019736 (1991-05-01), Furtek
patent: 5144166 (1992-09-01), Camarota et al.
patent: 5185706 (1993-02-01), Agrawal et al.
patent: 5204556 (1993-04-01), Shankar
patent: 5224056 (1993-06-01), Chene et al.
patent: 5231588 (1993-07-01), Agrawal et al.
patent: 5253363 (1993-10-01), Hyman
patent: 5254886 (1993-10-01), El-Ayat et al.
patent: 5258668 (1993-11-01), Cliff et al.
patent: 5260610 (1993-11-01), Pedersen et al.
patent: 5260881 (1993-11-01), Agrawal et al.
patent: 5295090 (1994-03-01), Hsieh et al.
patent: 5296759 (1994-03-01), Sutherland et al.
patent: 5302865 (1994-04-01), Steele et al.
patent: 5311080 (1994-05-01), Britton et al.
patent: 5313119 (1994-05-01), Cooke et al.
patent: 5317698 (1994-05-01), Chan
patent: 5336950 (1994-08-01), Popli et al.
patent: 5343406 (1994-08-01), Freeman et al.
patent: 5349250 (1994-09-01), New
patent: 5352940 (1994-10-01), Watson
patent: 5359536 (1994-10-01), Agrawal et al.
patent: 5365125 (1994-11-01), Goetting et al.
patent: 5377123 (1994-12-01), Hyman
patent: 5386154 (1995-01-01), Goetting et al.
patent: 5386156 (1995-01-01), Britton et al.
patent: 5408434 (1995-04-01), Stansfield
patent: 5414377 (1995-05-01), Freidin
patent: 5424589 (1995-06-01), Dobbelaere et al.
patent: 5425039 (1995-06-01), Liu et al.
patent: 5426379 (1995-06-01), Trimberger
patent: 5432719 (1995-07-01), Freeman et al.
patent: 5442306 (1995-08-01), Woo
patent: 5455525 (1995-10-01), Ho et al.
patent: 5457409 (1995-10-01), Agrawal et al.
patent: 5537057 (1996-07-01), Leong et al.
patent: 5559450 (1996-09-01), Ngai et al.
patent: 5598109 (1997-01-01), Leong et al.
patent: 5671432 (1997-09-01), Bertolet et al.
patent: 5841295 (1998-11-01), Kaviani
Xilinx, XC4000 Series Field Programmable Gate Arrays, Advanced Product Information, Feb. 2, 1996, (Version 0.91), pp. 1-112.
Xilinx, XC5200 Logic Cell Array Family, Preliminary Product Description, Oct. 1995 (Version 3.0), pp. 1-30.
Xilinx, A Technical Overview For the First-Time User, FPGA Product Description and Specifications, pp. 2-1 to 2-103.
Atmel, Field Programmable Gate Arrays, AT6000 Series, pp. 1-20.
Altera, FLEX 8000 Programmable Logic Device Family, Data Sheet, Mar. 1996, ver. 6, pp. 37-56.
Altera, FLEX 10K Embedded Programmable Logic Family, Data Sheet, Jul. 1995, ver. 1, pp. 1-54.
Xilinx, XC3000, XC3000A, XC3000L, XC3100, XC3100A Logic Cell Array Families, FPGA Product Description and Specifications, pp. 105-195.
Keiichi Kawana et al., "An Efficient Logic Block Interconnect Architecture for User-Programmable Gate Array", Proceedings of the IEEE 1990 Custom Integrated Circuits Conference, cat. No. 90CH2860-5, pp. 31.3.1-31.3.4 (May 1990).

Affiliated with

Also associated with

Rating

FPGA logic cell internal structure including pair of look-up tab does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with FPGA logic cell internal structure including pair of look-up tab, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and FPGA logic cell internal structure including pair of look-up tab will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1912689