FPGA configuration bitstream encryption using modified key

Details FPGA configuration bitstream encryption using modified key FPGA configuration bitstream encryption using modified key

2005-01-25

2009-10-20

Nalven, Andrew L (Department: 2434)

Cryptography

Particular algorithmic function encoding

Nbs/des algorithm

Reexamination Certificate

active

07606362

ABSTRACT:
Circuits, methods, and apparatus that prevent detection and erasure of a configuration bitstream or other data for an FPGA or other device. An exemplary embodiment of the present invention masks a user key in order to prevent its detection. In a specific embodiment, the user key is masked by software that performs a function on it a first number of times. The result is used to encrypt a configuration bitstream. The user key is also provided to an FPGA or other device, where the function is performed a second number of times and the result stored. When the device is configured, the result is retrieved, the function is performed on it the first number of times less the second number of times and then it is used to decrypt the configuration bitstream. A further embodiment uses a one-time programmable fuse (OTP) array to prevent erasure or modification.

REFERENCES:
patent: 4598170 (1986-07-01), Piosenka et al.
patent: 4812675 (1989-03-01), Goetting
patent: 6212639 (2001-04-01), Erickson et al.
patent: 6996713 (2006-02-01), Trimberger
patent: 7028191 (2006-04-01), Michener et al.
patent: 7197647 (2007-03-01), Van Essen et al.
patent: 7299203 (2007-11-01), Nelson
patent: 7325141 (2008-01-01), Chow et al.
patent: 2002/0114455 (2002-08-01), Asahi et al.
patent: 2002/0199110 (2002-12-01), Kean
patent: 2004/0186991 (2004-09-01), Kobayashi et al.
patent: 2005/0113070 (2005-05-01), Okabe
patent: 2005/0289355 (2005-12-01), Kitariev et al.
Office Action from U.S. Appl. No. 11/042,032 dated Jul. 2, 2008.
Office Action from U.S. Appl. No. 11/435,416 dated Sep. 19, 2007.
Office Action from U.S. Appl. No. 11/435,416 dated Mar. 26, 2008.
Hoflich, Wolfgang; “Using the XC4000 Readback Capability”;Xilinx XAPP 015.000, http://xgoogle.xilinx.com/search?q=XAPP%20015.000&spell=1&filter=0&access=p&output=xml—no—dtd&ie=UTF-8&client=xilinx&site=EntireSite&oe=UTF-8&proxystylesheet=xilinx, pp. 8-37 thru 8-44, downloaded on Mar. 6, 2006.
Office Action from U.S. Appl. No. 11/042,019 dated Oct. 21, 2008.
Office Action from U.S. Appl. No. 11/042,937 dated Nov. 28, 2008.

Affiliated with

Also associated with

Rating

FPGA configuration bitstream encryption using modified key does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with FPGA configuration bitstream encryption using modified key, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and FPGA configuration bitstream encryption using modified key will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4129953