FPGA blocks with adjustable porosity pass thru

Details FPGA blocks with adjustable porosity pass thru FPGA blocks with adjustable porosity pass thru

2006-09-12

2006-09-12

Loke, Steven (Department: 2811)

Semiconductor device manufacturing: process

Making device array and selectively interconnecting

C438S129000, C438S587000, C438S598000, C716S030000

Reexamination Certificate

active

07105385

ABSTRACT:
A field programmable gate array is described for use in a semiconductor chip such as a VLSI chip. The array is provided with variable wire-through porosity to allow for optimum chip-level routing through the array. This is achieved by dividing the array into blocks which can be individually assessed for required porosity. Then blocks that have been prefabricated with differing porosities are placed in the macro to optimize local chip level routing. The routing of wires is determined by developing a chip floor plan to include early timing allocation and a proposed placement of the array. The floor plan is then overlaid with critical logical wiring nets. From this, an initial selection of blocks is made based on proposed wiring density, and the macro is assembled with the blocks strategically placed therein. The procedure is likewise applicable to other types of densely obstructed cores embedded with a chip.

REFERENCES:
patent: 5990502 (1999-11-01), Park
patent: 2003/0023937 (2003-01-01), McManus et al.
patent: 0271596 (1988-06-01), None
patent: 0782188 (1997-07-01), None

Affiliated with

Also associated with

Rating

FPGA blocks with adjustable porosity pass thru does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with FPGA blocks with adjustable porosity pass thru, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and FPGA blocks with adjustable porosity pass thru will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3571565