Electrical computers and digital processing systems: processing – Processing architecture – Microprocessor or multichip or multimodule processor having...
Patent
1997-02-07
1999-10-19
Ellis, Richard L.
Electrical computers and digital processing systems: processing
Processing architecture
Microprocessor or multichip or multimodule processor having...
712 43, G06F 900
Patent
active
059681616
ABSTRACT:
An integrated programmed logic circuit for performing complementary hardware and software based logic functions includes multiple programmed circuit portions. The portion programmed for performing the software based logic functions is programmably configured in a circuit configuration which includes and changes among multiple operation configuration states in accordance with its execution of its instructions. The portion programmed for performing the hardware based logic functions is programmably configured in a circuit configuration which remains in a single operation configuration state prior to, during and subsequent to its processing of data. Hence, the division of processing, i.e., hardware based and software based, can be designed as most appropriate for the particular application, e.g., more hardware based and less software based processing when speed is more important, and more software based and less hardware based processing when processing flexibility is more important.
REFERENCES:
patent: 5361373 (1994-11-01), Gilson
patent: 5535406 (1996-07-01), Kolchinsky
patent: 5684980 (1997-11-01), Casselman
patent: 5748979 (1998-05-01), Trimberger
patent: 5784636 (1998-07-01), Rupp
patent: 5819064 (1998-10-01), Razdan et al.
Dillion, Paul C., Adaptive Hardware Becomes a Reality using Electrically Reconfigurable Arrays (ERAs), GEC Plessey Semiconductor, Dec. 1990, pp. 2/1 through 2/5.
Hastie et al., The Implementation of Hardware Subroutines on Field Programmable Gate Arrays, Proceedings of the IEEE 1990 Custom Integrated Circuits Conference, May 13-16, 1990, pp. 31.4.1 through 31.4.4.
Faura et al., A New Field Programmable System-on-a-chip for Mixed Signal Integration, date unknown, publisher unknown, one page.
Wirthlin et al., DISC: The dynamic instruction set computer, Department of Electrical and Computer Engineering, Brigham Young University, date unknown, 12 pages.
Wirthlin et al., The Nano Processor: a Low Resource Reconfigurable Processor, IEEE Workshop on FPGAs for Custom Computing Machines, Apr. 10-13, 1994, pp. 1-8.
Wirthlin et al., Sequencing Run-Time Reconfigured Hardware with Software, Department of Electrical and Computer Engineering, Brigham Young University, date unknown, 7 pages.
Cabestany et al. FIPSOC. A Novel Mixed Programmable Device for System Prototyping, date unknown, publisher unknown, 6 pages.
Faura et al., Multicontext Dynamic Reconfiguration and Real Time Probing on a Novel Mixed Signal Programmable Device with On-Chip Microprocessor, date unknown, publisher unknown, 10 pages.
DeHon, Andre, Dynamically Programmable Gate Arrays: A Step Toward Increased Computational Density, FPD'96 Fourth Canadian Workshop of Field-Programmable Devices, May 13-14, 1996, 8 pages.
Faura et al., FIPSOC: A New Concept to Mixed Signal Integration, date unknown, publisher unknown, 5 pages.
Faura et al., A Novel Mixed Signal Programmable Device with On-Chip Microprocessor, date unknown, publisher unknown, 4 pages.
Wirthlin et al., A Dynamic Instruction Set Computer, IEEE Workshop on FPGAs for Custom Computing Machines, Apr. 19-21, 1995, pp. 1-9.
Altera Corporation
Ellis Richard L.
LandOfFree
FPGA based configurable CPU additionally including second progra does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with FPGA based configurable CPU additionally including second progra, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and FPGA based configurable CPU additionally including second progra will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2050028