Four transistor SRAM process

Details Four transistor SRAM process Four transistor SRAM process

1995-08-11

1997-09-09

Chaudhari, Chandra

Semiconductor device manufacturing: process

Making passive device

Resistor

438238, 438608, H01L 218244

Patent

active

056656297

ABSTRACT:
A SRAM cell with cross-coupled transistors, a pair of transfer gate transistors and a pair of load resistors is manufactured by forming a plurality of field effect transistors in a silicon substrate. In one embodiment, the transistors are formed in an SOI substrate to improve soft-error resistance. An insulator layer is deposited over the source, drain and gate contacts (device contact areas), hole openings are etched into the insulating layer to expose a plurality of device contact areas. A highly resistive layer is patterned to substantially cover and in contact with some selected contact hole openings and device contact areas. A conductive material is deposited into all of the contact hole openings so as to substantially over-fill the contact hole openings and make electrical contact with the device contacts and patterned resistive layer. A planarizing process used to remove the conductive material and the resistive layer outside of the contact holes, thus forming all contact studs with selected studs having integrated resistors. The contact studs are interconnected among themselves and connected to a power bus, a ground, word and bit lines to form the SRAM cell.

REFERENCES:
patent: 4246692 (1981-01-01), Rao
patent: 4416049 (1983-11-01), McElroy
patent: 4690728 (1987-09-01), Tsang et al.
patent: 4701241 (1987-10-01), Schleisier
patent: 4702937 (1987-10-01), Yamoto et al.
patent: 4727045 (1988-02-01), Cheung et al.
patent: 4755480 (1988-07-01), Yau et al.
patent: 4786612 (1988-11-01), Yau et al.
patent: 4849248 (1989-07-01), Hashimoto
patent: 4868537 (1989-09-01), Blanchard
patent: 4950620 (1990-08-01), Harrington, III
patent: 4956313 (1990-09-01), Cote et al.
patent: 5030588 (1991-07-01), Hosaka
patent: 5047826 (1991-09-01), Keller et al.
patent: 5049970 (1991-09-01), Tanaka et al.
patent: 5093706 (1992-03-01), Mitsuhashi et al.
patent: 5135882 (1992-08-01), Karniewicz
patent: 5140299 (1992-08-01), Andrews, Jr. et al.
patent: 5159430 (1992-10-01), Manning et al.
patent: 5232865 (1993-08-01), Manning et al.
patent: 5330930 (1994-07-01), Chi
D. J. DiMaria, et al, "High Current Injection into SiO.sub.2 from Si rich SiO.sub.2 Films and Experimental Applications" J. Appl. Phys. 51 (5) pp. 2722-2734, May 1980.
M. Kinugawa, et al., "Cell Technology Directions for Advanced MPUs and Other Memory-Embedded Logic Devices" IEEE 1993, IEDM 93-97--93-40.
J. A. Parisi, "Metal Oxide Load for FET Memory Cell" IBM Technical Disclosure Bulletin, V. 14, #6, Nov. 1971, pp. 1745-1746.

Affiliated with

Also associated with

Rating

Four transistor SRAM process does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Four transistor SRAM process, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Four transistor SRAM process will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-69481