Electrical computers: arithmetic processing and calculating – Electrical digital calculating computer – Particular function performed
Reexamination Certificate
2011-02-15
2011-02-15
Malzahn, David H (Department: 2193)
Electrical computers: arithmetic processing and calculating
Electrical digital calculating computer
Particular function performed
Reexamination Certificate
active
07890559
ABSTRACT:
A data processing system, which is particularly useful for carrying out modular multiplication, especially for cryptographic purposes, comprises a plurality of independent, serially connected processing elements which are provided with data in a cyclical fashion via a control mechanism that is capable of transferring data from a set of registers to earlier ones in the series of the serially connected processing elements, at the end of a predetermined number of cycles.
REFERENCES:
patent: 4262331 (1981-04-01), Freeland et al.
patent: 4451881 (1984-05-01), Grice et al.
patent: 4876641 (1989-10-01), Cowley
patent: 4925311 (1990-05-01), Neches et al.
patent: 5287532 (1994-02-01), Hunt
patent: 5321752 (1994-06-01), Iwamura et al.
patent: 5448639 (1995-09-01), Arazi
patent: 5471592 (1995-11-01), Gove et al.
patent: 5477221 (1995-12-01), Chang et al.
patent: 5504919 (1996-04-01), Lee et al.
patent: 5513133 (1996-04-01), Cressel et al.
patent: 5666411 (1997-09-01), McCarthy et al.
patent: 5764554 (1998-06-01), Monier
patent: 5825878 (1998-10-01), Takahashi et al.
patent: 6067609 (2000-05-01), Meeker et al.
patent: 6108524 (2000-08-01), Hershey et al.
patent: 6141756 (2000-10-01), Bright et al.
patent: 6260087 (2001-07-01), Chang
patent: 6360303 (2002-03-01), Wisler et al.
patent: 6363475 (2002-03-01), Dowling
patent: 6366117 (2002-04-01), Pang et al.
patent: 6378072 (2002-04-01), Collins et al.
patent: 6384628 (2002-05-01), Lacey et al.
patent: 6546104 (2003-04-01), Shimbo et al.
patent: 6578068 (2003-06-01), Bowman-Amuah
patent: 6687735 (2004-02-01), Logston et al.
patent: 6789256 (2004-09-01), Kechriotis et al.
patent: 6819133 (2004-11-01), Kliesner et al.
patent: 6978016 (2005-12-01), Chen et al.
patent: 6996713 (2006-02-01), Trimberger
patent: 7080110 (2006-07-01), Chen et al.
patent: 7251804 (2007-07-01), Trimberger
patent: 2002/0059353 (2002-05-01), Koc et al.
patent: 2002/0078308 (2002-06-01), Altman et al.
patent: 2002/0166062 (2002-11-01), Helbig, Sr.
patent: 2002/0191793 (2002-12-01), Anand et al.
patent: 2002/0199110 (2002-12-01), Kean
patent: 2003/0086300 (2003-05-01), Noyes et al.
patent: 2003/0133574 (2003-07-01), Caronni et al.
patent: 2003/0163431 (2003-08-01), Ginter et al.
patent: 2003/0191922 (2003-10-01), Skull
patent: 2004/0019771 (2004-01-01), Quach
patent: 2004/0054706 (2004-03-01), Kawamura
patent: 2004/0095596 (2004-05-01), Rijavec
patent: 2004/0123121 (2004-06-01), Paaske et al.
patent: 2006/0004967 (2006-01-01), Mithal et al.
patent: 2006/0059369 (2006-03-01), Fayad et al.
patent: 2006/0059373 (2006-03-01), Fayad et al.
patent: 2006/0107032 (2006-05-01), Paaske et al.
patent: 2006/0230439 (2006-10-01), Smith et al.
patent: 2007/0168676 (2007-07-01), Fayad et al.
patent: 0908810 (1998-06-01), None
patent: 050688032 (1993-03-01), None
patent: 05324277 (1993-12-01), None
patent: 09016379 (1997-01-01), None
patent: 09274560 (1997-10-01), None
patent: 11143688 (1999-05-01), None
patent: 11282351 (1999-10-01), None
patent: 2001051832 (2001-02-01), None
patent: 2001045318 (2001-06-01), None
patent: 0190903 (2001-11-01), None
Kornerup, Peter, “A systolic, Linear-Array Multiplier for a Class of Right-Shift Algorithms,” IEEE Transactions on Computers, vol. 43, No. 8, Aug. 1994, pp. 892-898.
Montgomery, Peter, “Modular Multiplication Without Trial Division,” Mathematics of Computation, vol. 44, No. 170, Apr. 1985, pp. 519-521.
Smith, S.W. et al., “Building a High-Performance, Programmable Secure CoProcessor”, Computer Networks, Elsevier Science Publishers BV, Amsterdam, NL, Apr. 23, 1999 (pp. 831-860).
Office Action for U.S. Patent No. 6,978,016 dated Aug. 18, 2004.
Office Action for U.S. Patent No. 7,080,110 dated Jul. 21, 2005.
Office Action for U.S. Appl. No. 11/551,432 dated Nov. 4, 2009.
Office Action for U.S. Appl. No. 11/331,918 dated Apr. 9, 2009.
Office Action for U.S. Appl. No. 11/331,918 dated October 29, 2009.
Office Action for U.S. Appl. No. 11/331,918 dated Mar. 3, 2010.
Office Action for U.S. Appl. No. 10/938,774 dated Oct. 10, 2007.
Office Action for U.S. Appl. No. 10/938,774 dated Apr. 18, 2008.
Sherger, M. et al., “Multiple Instruction Stream Control for an Associative Model of Parallel Computation,” 2003.
Andrews, et al., “Programming Models for Hybrid CPU.FPGA Chips”, IEEE Computer Society, Jan. 2004 (Reference cited on IDS for U.S. Appl. No. 10/938,774 filed on Apr. 1, 2005).
Fayad, C., “Montgomery Modular Arithmatic Implementation in Crypto Engines for System on Chip (SOC) Design”, Thesis submitted to SUNY at Buffalo, Dec. 2003. (Reference cited on IDS for U.S. Appl. No. 10/938,774 filed on Apr. 1, 2005).
“Security Requirements for Cryptographic Modules”, Federal Information Processing Standards Pub., FIPS PUB 140-2, Information Technology Laboratory, National Institute of Standards and Technology, Gaithersburg, MD 20899-8900, May 25, 2001 (Reference cited on IDS for U.S. Appl. No. 10/938,774 filed on Apr. 1, 2005).
“Secure Hash Standard”, Federal Information Processing Standards Pub., FIPS PUB 180-1, Computer System Laboratory, National Institute of Standards and Technology, Gaithersburg, MD 20899-8900, Apr. 17, 1995 (Reference cited on IDS for U.S. Appl. No. 10/938,774 filed on Apr. 1, 2005).
“Secure Hash Standard”, Federal Information Processing Standards Pub., FIPS PUB 180-2, Computer System Laboratory, National Institute of Standards and Technology, Gaithersburg, MD 20899-8900, Aug. 1, 2002 (Reference cited on IDS for U.S. Appl. No. 10/938,774 filed on Apr. 1, 2005).
“IBM 4758 Model 13 Security Policy”, Secure Systems and Smart Cards Group, IBM T.J. Watson Research Center, Nov. 1999 (Reference cited on IDS for U.S. Appl. No. 10/938,774 filed on Apr. 1, 2005).
Suh et al., “AEGIS: A Single-Chip Secure Processor,” Information Security Technical Report, 2005 (Reference previously cited on IDS for U.S. Appl. No. 11/615,587 filed Aug. 30, 2010).
Smith, S.W. et al., “Building a High-Performance, Programmable Secure CoProcessor”, Computer Networks, Elsevier Science Publishers BV, Amsterdam, NL, Apr. 23, 1999 (pp. 831-860). (Reference cited on IDS for U.S. Appl. No. 10/938,774 filed on Mar. 30, 2006).
Fayad Camil
Li John K.
Sutter Siegfried K. H.
Visegrady Tamas
Campbell John E.
Heslin Rothenberg Farley & & Mesiti P.C.
International Business Machines - Corporation
Malzahn David H
Schiller, Esq. Blanche E.
LandOfFree
Forward shifting of processor element processing for load... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Forward shifting of processor element processing for load..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Forward shifting of processor element processing for load... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2646216