Forward error correction code system

Excavating

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

G06F 1110

Patent

active

051154366

ABSTRACT:
In accordance with an inventive FEC code, data is transmitted in codewords comprising n m-bit symbols. Of the n symbols, k symbols are known information symbols and h symbols are parity symbols for erasure correction. All of the symbols of the codeword are elements of a field of 2.sup.m integers which is closed with respect to addition and multiplication such as a Galois field. To determine the h parity symbols, an encoder circuit derives a matrix corresponding to a set of simultaneous equations in terms of the k known information symbols and the h parity symbols. This set of equations is then solved for the h parity symbols so that a codeword is transmitted comprising k known information symbols and h known parity symbols. At a decoder, the values of up to h erased symbols in the codeword may be reconstructed using a similar set of simultaneous equations.

REFERENCES:
patent: 4586183 (1986-04-01), Wilkinson
patent: 4809275 (1989-02-01), Inoue
patent: 4835775 (1989-05-01), Seroussi
patent: 4852098 (1989-07-01), Brechard
patent: 4866654 (1989-09-01), Yamada
patent: 4939733 (1990-07-01), Furutani
patent: 4958348 (1990-09-01), Berlekamp
patent: 5007067 (1991-04-01), Ayanoglu
"Influence of LSI and VLSI Technology on the Design of Error-Correction Coding Systems", P. G. Farrell, IEE Proc., vol. 129, Pt.F, No. 5, pp. 323-326, Oct. 1982.
"The VLSI Implementation of a Reed-Solomon Encoder Using Berlekamp's Bit-Serial Multiplier Algorithm", I-S Hsu et al., IEEE Transactions on Computers, vol. 33, No. 10, pp. 906-911, Oct. 1984.
"A VLSI Design of a Pipeline Reed-Solomon Decoder", H. Shao et al., IEEE Transactions on Computers, vol. C-34, No. 5, pp. 393-402, May, 1985.
"On the VLSI Design of a Pipeline Reed-Solomon Decoder using Systolic Arrays", H. Shao et al., IEEE Transactions on Computers, vol. 37, No. 10, pp. 1273-1280, Oct. 1988.
"Efficient Dispersal of Information for Security, Load Balancing, and Fault Tolerance", M. O. Rabin, Journal of the ACM, vol. 36, No. 2, pp. 335-348, Apr. 1989.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Forward error correction code system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Forward error correction code system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Forward error correction code system will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2419946

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.