Active solid-state devices (e.g. – transistors – solid-state diode – Gate arrays – With particular power supply distribution means
Reexamination Certificate
2007-06-21
2011-10-11
Fahmy, Wael (Department: 2814)
Active solid-state devices (e.g., transistors, solid-state diode
Gate arrays
With particular power supply distribution means
C257S203000, C257SE27063, C327S534000, C365S154000
Reexamination Certificate
active
08035134
ABSTRACT:
In a first functional block, a source voltage input terminal of a PMOS transistor and a substrate voltage input terminal of an NMOS transistor are connected to their voltage supply terminals, respectively. The substrate voltage input terminal of the PMOS transistor in the ith(1≦i≦n−1) functional block and the source voltage input terminal of the NMOS transistor therein are connected bijectively with the source voltage input terminal of the PMOS transistor in the i+1thfunctional block and the substrate voltage input terminal of the NMOS transistor therein. In the nthfunctional block, the substrate voltage input terminal of the PMOS transistor and the source voltage input terminal of the NMOS transistor are connected to their voltage supply terminals, respectively.
REFERENCES:
patent: 5289500 (1994-02-01), Inou et al.
patent: 5959821 (1999-09-01), Voogel
patent: 6044020 (2000-03-01), Chung et al.
patent: 6100751 (2000-08-01), De et al.
patent: 6396087 (2002-05-01), Kitabayashi et al.
patent: 6674311 (2004-01-01), Utsunomiya
patent: 7098510 (2006-08-01), Kodama et al.
patent: 7514953 (2009-04-01), Perisetty
patent: 2001/0036711 (2001-11-01), Urushima
patent: 2003/0005378 (2003-01-01), Tschanz et al.
patent: 2003/0141582 (2003-07-01), Yang et al.
patent: 2004/0183588 (2004-09-01), Chandrakasan et al.
patent: 2005/0225365 (2005-10-01), Wood
patent: 2774244 (1995-08-01), None
patent: 2001-148464 (2001-05-01), None
Miyazaki, et al., “A 175mV Multiply-Accumulate Unit using an Adaptive Supply Voltage and Body Bias (ASB) Architecture”, ISSCC 2002/Session 3/Digital Signal Processors Circuits/3.4, Feb. 4, 2002, IEEE.
Chinese Office Action, with English Translation, issued in Chinese Patent Application No. 2007101094608, dated Feb. 12, 2010.
Fahmy Wael
Ingham John C
McDermott Will & Emery LLP
Panasonic Corporation
LandOfFree
Forward body bias-controlled semiconductor integrated circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Forward body bias-controlled semiconductor integrated circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Forward body bias-controlled semiconductor integrated circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4293108