Miscellaneous active electrical nonlinear devices – circuits – and – Specific identifiable device – circuit – or system – With specific source of supply or bias voltage
Patent
1997-06-20
2000-12-26
Ton, My-Trang Nu
Miscellaneous active electrical nonlinear devices, circuits, and
Specific identifiable device, circuit, or system
With specific source of supply or bias voltage
327537, H03K 301
Patent
active
061665843
ABSTRACT:
The present invention includes a semiconductor circuit including one or more transistors each having a body and one or more a variable voltage source to selectively provide a forward bias to the bodies at certain times and to provide a non-forward bias to the body at other times. The semiconductor circuit includes voltage control circuitry to control whether the variable voltage source provides the forward bias or the non-forward bias. In some embodiments of the invention, the voltage control circuit controls the variable voltage source such that the forward bias is provided during an active mode of the transistors and the non-forward bias is provided during a standby mode of the transistors. In some embodiments of the invention, the voltage control circuitry derives a priori knowledge of the mode of the transistor.
REFERENCES:
patent: 4565960 (1986-01-01), Takata et al.
patent: 5422591 (1995-06-01), Rastegar et al.
patent: 5461338 (1995-10-01), Hirayama et al.
patent: 5489870 (1996-02-01), Arakawa
patent: 5557231 (1996-09-01), Yamaguchi et al.
patent: 5559368 (1996-09-01), Hu et al.
patent: 5689144 (1997-11-01), Williams
patent: 5689209 (1997-11-01), Williams et al.
patent: 5703522 (1997-12-01), Arimoto et al.
patent: 5880620 (1999-03-01), Gitlin et al.
patent: 5909140 (1999-06-01), Choi
patent: 6046627 (2000-04-01), Itoh et al.
Assaderaghi, F., et al, "A Dynamic Threshold Voltage MOSFET (DTMOS) for Ultra-Low Voltage Operation", IEEE IEDM 94 Tech. Dig., pp. 809-812, 1994.
S. Thompson et al., "Dual Threshold Voltages and Substrate Bias: Keys to High Performance, Low Power, 0.1 .mu.m Logic Designs," 1997 Symposium on VLSI Technology Digest of Technical Papers, pp. 69-70.
T. Kuroda et al., "A 0.9-V, 150-MHz, 10-mW, 4mm.sup.2, 2-D Discrete Cosine Transform Core Processor with Variable Threshold-Voltage (VT) Scheme," IEEE Journal of Solid-State Circuits, vol. 31, No. 11, Nov. 1996, pp. 1770-1779.
M. Aoki et al., "0.1 .mu.m CMOS Devices Using Low-Impurity-Channel Transistors (LICT)," 1990 IEDM Tech. Digest, pp. 939-941.
D. Antoniadis, "Physics and Technology of Ultra Short Channel MOSFET Devices," 1991 IEDM Technical Digest, pp. 21-24.
M. Rodder et al., "A Sub-0.18.mu.m Gate Length CMOS Technology for High Performance (1.5V) and Low Power (1.0V)," 1996 IEDM Tech. Digest, pp. 563-566.
C. Wann et al., "A Comparative Study of Advanced MOSFET Concepts," IEEE Transactions on Electron Devices, vol. 43, No. 10, Oct. 1996, pp. 1742-1753.
S. Mutoh et al., "1-V Power Supply High-Speed Digital Circuit Technology with Multithreshold-Voltage CMOS," IEEE J. of Solid-State Circuits, vol. 30, No. 8, Aug. 1995, pp. 847-853.
B. Streetman, Solid State Electronic Devices, pp. 317-319 (Prentice-Hall, Inc., 2nd Ed. 1980).
H. Kotaki et al., "Novel Bulk Dynamic Threshold Voltage MOSFET (B-DTMOS) with Advanced Isolation (SITOS) and Gate to Shallow-Well Contact (SSS-C) Processes for Ultra Low Power Dual Gate CMOS," IEDM 96 (Dec. 1996), pp. 459-462.
S. Mutoh et al., "1-V Power Supply High-Speed Digital Circuit Technology with Multithreshold-Voltage CMOS," IEEE Journal of Solid-State Circuits, vol. 30, No. 8, Aug. 1995, pp. 847-854.
C. Splain et al., "Ultra Low Voltage Complementary Metal Oxide Semiconductor (ULV-CMOS) Circuits: Bulk CMOS Operation Below Threshold (VTO)," IEEE Southeastcon '96, Apr. 1996, pp. 670-673.
F. Assaderaghi et al., "High-Performance Sub-Quarter-Micron PMOSFET's in SOI," IEEE Electron Device Letters, vol. 14, No. 6, Jun. 1993, pp. 298-300.
L. De Chiaro et al., "Improvements in Electrostatic Discharge Performance in InGaAsP Semiconductor Lasers by Facet Passivation," IEEE Transactions on Electron Devices, vol. 39, No. 3, Mar. 1992, pp. 561-565.
W. Walker et al., "Design and Analysis of a CMOS SOS/SOI Receiver for a Radiation Hard Computer," 1989 IEEE SOS/SOI Technology Conference, Oct. 3-5, 1989, pp. 167-168.
S. Krishnan et al., "BiMOS Modeling for Reliable SOI Circuit Design," 1996 IEEE International SOI Conference Proceedings, Sep. 30, 1996, pp. 140-141.
H. Clement-Wann et al., "Channel Doping Engineering of MOSFET with Adaptable Threshold Voltage Using Body Effect for Low Voltage and Low Power Applications," 1995 International Symposium on VLSI Technology Systems and Applications, Proceedings of Technical Papers, May 31, 1995, pp. 159-163.
R. Williams, "MOSFET Flyback-Diode Conduction and dV/dt Effects in Power Ics in Low-Voltage Motor Control Applications," Proceedings of the 3rd International Symposium on Power Semiconductor Devices and ICs, Apr. 1991, pp. 254-57.
T. Kuroda et al., "Substrate Noise Influence on Circuit Performance in Variable Threshold Voltage Scheme," 1996 International Symposium on Low Power Electronics and Design, Digest, Aug. 12-14, 1996, pp. 309-312.
T. Kuroda et al., "Threshold-Voltage Control Schemes through Substrate-Bias for Low-Power High-Speed CMOS LSI Design," J. of VLSI Signal Processing Systems 13 (1996), pp. 191-201.
T. Kuroda et al., "A 0.9V 150MHz 10mW 4mm2 2-D Discrete Cosine Transform Core Processor with Variable Threshold-Voltage Scheme," 1996, IEEE International Solid-State Circuits Conference (ISSCC96), Feb. 1996, pp. 166-167.
Kobayashi, T., et al., "Self-Adjusting Threshold-Voltage Scheme (SATS) for Low-Voltage High-Speed Operation", Proceedings of the IEEE 1994 Custom Integrated Circuits Conference, San Diego, CA, May 1-4, 1994, pp. 271-274.
Kuroda, T. et al., "High-speed low-power 0.3um CMOS gate array with variable threshold voltage (VT) scheme", IEEE 1996 Custom Integrated Circuits Conference, May 5-8, 1996, pp. 53-56.
Mizuno, H. et al., "A Lean-Power Gigascale LSI using Hierarchical VBB Routing Scheme with Frequency Adaptive VT CMOS", Symposium on VLSI Circuits Digest of Technical Papers, Jun. 1997, pp. 95-96.
Mizuno, M. et al., SA 18.2: Elastic-Vt CMOS Circuits for Multiple On-Chip Power Control, 1996 IEEE International Solid-State Circuits Conference, Feb. 8-10, 1996, pp. 300-301.
Mutoh, S. et al., "1V High-Speed Digital Circuit Technology With 0.5um Multi-Threshold CMOS", Proceedings 1993 IEEE ASIC Conference, pp. 186-189.
Seta, K. et al., "FP 19.4: 50% Active-Power Saving Without Speed Degradation Using Standby Power Reduction (SPR) Circuit", 1995 IEEE International Solid-State Circuits Conference Digest of Technical Papers, Feb. 1995, pp. 318-319.
James Kao, "Soias for Temperature and Process Control, " Massachusetts Institute of technology, 6.374 Project, December 1996.
Aldous Alan K.
Intel Corporation
Nu Ton My-Trang
LandOfFree
Forward biased MOS circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Forward biased MOS circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Forward biased MOS circuits will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-999233