Active solid-state devices (e.g. – transistors – solid-state diode – With means to control surface effects – Insulating coating
Reexamination Certificate
2005-02-01
2005-02-01
Vu, Hung (Department: 2811)
Active solid-state devices (e.g., transistors, solid-state diode
With means to control surface effects
Insulating coating
C257S642000, C257S751000, C257S759000, C257S761000, C257S762000
Reexamination Certificate
active
06849927
ABSTRACT:
A typical integrated circuit interconnects millions of microscopic transistors and resistors with aluminum wires buried in silicon-dioxide insulation. Yet, aluminum wires and silicon-dioxide insulation are a less attractive combination than gold, silver, or copper wires combined with polymer-based insulation, which promise both lower electrical resistance and capacitance and thus faster, more efficient circuits. Unfortunately, conventional etch-based techniques are ineffective with gold, silver, or copper, and conventional polymer formation promote reactions with metals that undermine the insulative properties of polymer-based insulations. Accordingly, the inventor devised methods which use a liftoff procedure to avoid etching problems and a non-acid-polymeric precursor and non-oxidizing cure procedure to preserve the insulative properties of the polymeric insulator. The resulting interconnective structures facilitate integrated circuits with better speed and efficiency.
REFERENCES:
patent: 2842438 (1958-07-01), Saarivirta et al.
patent: 3954570 (1976-05-01), Shirk et al.
patent: 4386116 (1983-05-01), Nair et al.
patent: 4574095 (1986-03-01), Baum et al.
patent: 4762728 (1988-08-01), Keyser et al.
patent: 4788082 (1988-11-01), Schmitt
patent: 4931410 (1990-06-01), Tokunaga et al.
patent: 4948459 (1990-08-01), Van Laarhoven et al.
patent: 4962058 (1990-10-01), Cronin et al.
patent: 4996584 (1991-02-01), Young et al.
patent: 5019531 (1991-05-01), Awaya et al.
patent: 5034799 (1991-07-01), Tomita et al.
patent: 5100499 (1992-03-01), Douglas
patent: 5130274 (1992-07-01), Harper et al.
patent: 5158986 (1992-10-01), Cha et al.
patent: 5173442 (1992-12-01), Carey
patent: 5240878 (1993-08-01), Fitzsimmons et al.
patent: 5256205 (1993-10-01), Schmitt, III et al.
patent: 5334356 (1994-08-01), Baldwin et al.
patent: 5354712 (1994-10-01), Ho et al.
patent: 5371042 (1994-12-01), Ong
patent: 5413687 (1995-05-01), Barton et al.
patent: 5442237 (1995-08-01), Hughes et al.
patent: 5447887 (1995-09-01), Filipiak et al.
patent: 5470789 (1995-11-01), Misawa
patent: 5470801 (1995-11-01), Kapoor et al.
patent: 5506449 (1996-04-01), Nakano et al.
patent: 5538922 (1996-07-01), Cooper et al.
patent: 5539060 (1996-07-01), Tsunogae et al.
patent: 5595937 (1997-01-01), Mikagi
patent: 5609721 (1997-03-01), Tsukune et al.
patent: 5635253 (1997-06-01), Canaperi et al.
patent: 5674787 (1997-10-01), Zhao et al.
patent: 5679608 (1997-10-01), Cheung et al.
patent: 5681441 (1997-10-01), Svendsen et al.
patent: 5695810 (1997-12-01), Dubin et al.
patent: 5719089 (1998-02-01), Cherng et al.
patent: 5780358 (1998-07-01), Zhou et al.
patent: 5785570 (1998-07-01), Bruni
patent: 5792522 (1998-08-01), Jin et al.
patent: 5891797 (1999-04-01), Farrar
patent: 5891804 (1999-04-01), Havemann et al.
patent: 5895740 (1999-04-01), Chien et al.
patent: 5897370 (1999-04-01), Joshi et al.
patent: 5907772 (1999-05-01), Iwasaki
patent: 5940733 (1999-08-01), Beinglass et al.
patent: 5962923 (1999-10-01), Xu et al.
patent: 5972179 (1999-10-01), Chittipeddi et al.
patent: 5972804 (1999-10-01), Tobin et al.
patent: 5976710 (1999-11-01), Sachdev et al.
patent: 5989623 (1999-11-01), Chen et al.
patent: 5994777 (1999-11-01), Farrar
patent: 6001730 (1999-12-01), Farkas et al.
patent: 6008117 (1999-12-01), Hong et al.
patent: 6015465 (2000-01-01), Kholodenko et al.
patent: 6030877 (2000-02-01), Lee et al.
patent: 6069068 (2000-05-01), Rathore et al.
patent: 6136095 (2000-10-01), Xu et al.
patent: 6139699 (2000-10-01), Chiang et al.
patent: 6143646 (2000-11-01), Wetzel
patent: 6153507 (2000-11-01), Mikagi
patent: 6168704 (2001-01-01), Brown et al.
patent: 6177350 (2001-01-01), Sundarrajan et al.
patent: 6183564 (2001-02-01), Reynolds et al.
patent: 6190732 (2001-02-01), Omstead et al.
patent: 6208016 (2001-03-01), Farrar
patent: 6211049 (2001-04-01), Farrar
patent: 6211073 (2001-04-01), Ahn et al.
patent: 6232219 (2001-05-01), Blalock et al.
patent: 6249056 (2001-06-01), Kwon et al.
patent: 6265311 (2001-07-01), Hautala et al.
patent: 6271592 (2001-08-01), Kim et al.
patent: 6284656 (2001-09-01), Farrar
patent: 6288442 (2001-09-01), Farrar
patent: 6358849 (2002-03-01), Havemann et al.
patent: 6372622 (2002-04-01), Tan et al.
patent: 5-267643 (1993-10-01), None
patent: 07-321111 (1995-08-01), None
Eisenbraun, E.T., et al., “Selective and Blanket Low-Temperature Copper CVD for Multilevel Metallization in ULSI”,Conference Proceedings ULSI-VII, (1992), 5 pp.
Hirao, S., “A Novel Copper Reflow Porcess Using Dual Wetting Layers”,Symposium on VLSI Technology, Digest of Technical Papers, (1997), 57-58.
Kaloyeros, A.E., et al., “Blanket and Selective Copper CVD from Cu(FOD)2 for Multilivel Metallization”,Mat. Res. Soc. Symp. Proc., Vol. 181, (1990), 6 pp.
Klaus, J.W., “Atomic Layer Deposition of Tungsten Nitride Films Using Sequential Surface Reactions”,Journal of the Electrochemical Society, 147(3), (2000), pp. 1175-1181.
Min, Jae-Sik., “Metal-Organic Atomic-Layer Deposition of Titanium-Silicon-Nitride Films”,Applied Physics Letters, Volume 75, No. 11, (1999), pp. 1521-1523.
In: Kirk-Othmer Concise Encyclopedia of Chemical Technology, Grayson, M., (ed.), John Wiley & Sons, Inc., New York, NY, p. 433-435, 926-938, (1985).
In: Metals Handbook, 8th Edition, Vol. 8, ASM Handbook Committee, (eds.), American Society for Metals, Materials Park, OH, p. 300-302.
In: Metals Handbook, Ninth Edition, Vol. 2, Properties and Selection: Nonferrous Alloys and Pure Metals, ASM Handbook Committee, (eds.), American Society for Metals, Metals Park, OH, 157, 395, (1989).
“Brooks Model 5964 High Performance Metal Seal Mass Flow Controller (Introduced in 1991)”,Brooks Instrument, http://www.frco.com/brooks/semiconductor/products1i.html, 1 p., (1991).
Abe, K., et al., “Sub-half Micron Copper Interconnects Using Reflow of Sputtered Copper Films”,VLSI Multilevel Interconnection Conference, 308-311, (Jun. 25-27, 1995).
Andricacos, P.C., “Copper On-Chip Interconnections”,The Electrochemical Society Interface, pp. 32-37, (1999).
Anonymous, “Formation of Conductors at Variable Depths—Using Differential Photomask, Projecting Images into Insulator by Reactive Ion Etching, Selectively Filling Images with Conductor”,Research Disclosure, Disclosure No. RD 291015, Abstract, 1 p., (Jul. 10, 1988).
Anonymous, “Improved Metallurgy for Wiring Very Large Scale Integrated Circuits”,International Technology Disclosures, 4, Abstract, 1 p., (1986).
Bae, S., et al., “Low-Temperature Deposition Pathways to Silicon Nitride, Amorphous Silicon, Polycrystalline Silicon, and n type Amorphous Silicon Films Using a High Density Plasma System”,IEEE Conference Records—Abstracts, International Conference on Plasma Science, p. 315, (1997).
Bai, G., et al., “Copper Interconnection Deposition Techniques and Integration”,1996 Symposium on VLSI Technology, Digest of Technical Papers, 48-49, (1996).
Bernier, M., et al., “Laser processing of palladium for selective electroless copper plating”,SPIE, 2045, pp. 330-337, (1994).
Bhansali, S., et al., “A novel technique for fabrication of metallic structures on polymide by selective electroless copper plating using ion implantation”,Thin Solid Films, 270, pp. 489-492, (1995).
Bhansali, S., et al., “Selective electroless copper plating on silicon seeded by copper ion implantation”,Thin Solid Films, 253, pp. 391-394, (1994).
Braud, E., et al., “Ultra Thin Diffusion Barriers for Cu Interconnections at The Gigabit Generation and Beyond”,VMIC Conference Proceedings, pp. 174-179, (1996).
Cabrera, A.L., et al., “Oxidation protection for a variety of transition metals and copper via surface silicides formed with silane containing atmospheres”,J. Mater. Res.,6(1), pp. 71-79, (1991).
Chakravorty, K.K., et al., “High-Density Interconnection Using Photosensitive Polyimide and Electroplated Copper Conductor Lines”,
Micro)n Technology, Inc.
Schwegman Lundberg Woessner & Kluth P.A.
Vu Hung
LandOfFree
Forming submicron integrated-circuit wiring from gold,... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Forming submicron integrated-circuit wiring from gold,..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Forming submicron integrated-circuit wiring from gold,... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3452038