Metal working – Method of mechanical manufacture – Assembling or joining
Patent
1985-12-24
1987-07-21
Roy, Upendra
Metal working
Method of mechanical manufacture
Assembling or joining
29590, 29591, 148 15, 148187, 148DIG140, H01L 21263, H01L 21388
Patent
active
046808540
ABSTRACT:
Particularly for use in MOS (metal-oxide-semiconductor) VLSI (very large scale integrated) circuits, an aluminum conductor coated with a layer of refractory metal or refractory metal silicide has the advantages of being resistant both to electromigration and to hillock growth. By this invention, to reduce the resistivity of this composite conductor and to eliminate hillock formation, the conductor is subjected to an ion implantation step to cause interface mixing between the aluminum and the adjacent refractory metal or refractory metal silicide.
REFERENCES:
patent: 3903324 (1975-09-01), Gukelberger, Jr. et al.
patent: 4482394 (1984-11-01), Heinecke
patent: 4502206 (1985-03-01), Schnable et al.
patent: 4507852 (1985-04-01), Karulkar
patent: 4520554 (1985-06-01), Fisher
patent: 4536223 (1985-08-01), Faith, Jr.
patent: 4569124 (1986-02-01), Rensch
Kamei et al., IEDM Tech. Digest (1984), pp. 138-141.
Hung et al., Appl. Phys. Letts., 43 (1983), 1123.
Whitlow et al., J. Appl. Phys., 58 (1985), 3246.
Cadien et al., J. Vac. Sci. Technol., B-2 (1984), 82.
Ho Vu Q.
Naquib Hussein M.
Nentwich Heinz J.
Northern Telecom Limited
Roy Upendra
LandOfFree
Forming low resistivity hillock free conductors in VLSI devices does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Forming low resistivity hillock free conductors in VLSI devices, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Forming low resistivity hillock free conductors in VLSI devices will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-200005