Boots – shoes – and leggings
Patent
1995-01-03
1996-09-17
Teska, Kevin J.
Boots, shoes, and leggings
364488, 364489, 364490, 327565, 437 51, H01L 2172
Patent
active
055575340
ABSTRACT:
Array circuitry formed at a surface of a substrate includes a first conductive layer with M scan lines, a second conductive layer with N data lines, and cell circuitry for a region in which the mth scan line and the nth data line cross. The cell circuitry includes a component with a data lead for receiving signals from or providing signals to the nth data line. A first semiconductor layer of the cell circuitry includes a first line with a channel between a connecting point to the nth data line and a connecting point to the component's data lead. A second semiconductor layer includes a second line extending from a connecting point to the mth scan line and crossing the first line at the channel. The first and second conductive layers and the cell circuitry are formed with electrical connections at the connecting points so that signals on the mth scan line control conductivity of the first line between the nth data line and the data lead. The semiconductor layers can be polysilicon. The first semiconductor layer can be formed before the second, with the first line electrically connected to the data lead by implanting a dopant. The connections to the mth scan line and the nth data line can be metal/semiconductor interfaces, with the first conductive layer deposited on the second line and with the second conductive layer deposited on the first line through an opening in an insulating layer.
REFERENCES:
patent: 4059461 (1977-11-01), Fan et al.
patent: 4691434 (1987-09-01), Percival et al.
patent: 5060045 (1991-10-01), Owada et al.
patent: 5075753 (1991-12-01), Kozomo
patent: 5243208 (1993-09-01), Isomura et al.
patent: 5291043 (1994-03-01), Arakawa
patent: 5324674 (1994-06-01), Possin et al.
patent: 5346833 (1994-09-01), Wu
patent: 5348902 (1994-09-01), Shimada et al.
patent: 5367187 (1994-11-01), Yuen
patent: 5369595 (1994-11-01), Gould et al.
patent: 5369596 (1994-11-01), Tokumaru
patent: 5388055 (1995-02-01), Tanizawa et al.
patent: 5391507 (1995-02-01), Kwasnick et al.
patent: 5412493 (1995-05-01), Kunii et al.
patent: 5414547 (1995-05-01), Matsuo et al.
patent: 5424857 (1995-06-01), Aoki et al.
patent: 5491347 (1996-02-01), Allen et al.
Lewis, A., and Wu, I-W., "Polysilicon TFTs for Active Matrix Liquid Crystal Displays," IEICE Transactions, vol.J76-C-II, No. 5, May 1993, pp. 211-226.
Wu, I-W., "High-definition displays and tecnhology trends in TFT-LCDs," Journal of the SID, vol. 2, No. 1, 1994, pp. 1-14.
Wu. I-W., "Polycrystalline Silicon Thin Film Transistors for Liquid Crystal Displays," Solid State Phenomena, vols. 37-38, 1944, pp. 553-564.
Wu, I-W., Stuber, S., Tsai, C. C., Yao W., Lewis, A., Fulks, R., Chiang, A., and Thompson, M., "Processing and Device Performance of Low-Temperature CMOS Poly-TFTs on 18.4-in.-Diagonal Substrates for AMLCD Application," SID 92 Digest, 1992, pp. 615-618.
Martin, R., Chuang, T., Steemers, H., Allen, R., Fulks, R., Stuber, S., Lee, D., Young, M., Ho, J., Nguyen, M., Meuli, W., Fiske, T., Bruce, R., Thompson, M., Tilton, M., and Silverstein, L. D., "P-70: A 6.3-Mpixel AMLCD," SID 93 Digest, 1993, pp. 704-707.
Teska Kevin J.
Walker Tyrone V.
Xerox Corporation
LandOfFree
Forming array with metal scan lines to control semiconductor gat does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Forming array with metal scan lines to control semiconductor gat, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Forming array with metal scan lines to control semiconductor gat will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-418722