Electrical computers: arithmetic processing and calculating – Electrical digital calculating computer – Particular function performed
Reexamination Certificate
2006-09-26
2006-09-26
Ngo, Chuong D. (Department: 2193)
Electrical computers: arithmetic processing and calculating
Electrical digital calculating computer
Particular function performed
C708S204000
Reexamination Certificate
active
07113969
ABSTRACT:
A floating point unit (FPU) for processing denormal numbers in floating point notation, a method of processing such numbers in an FPU and a computer system employing the FPU or the method. In one embodiment, the FPU includes: (1) a load unit that receives a denormal number having an exponent portion of a standard length from a source without the FPU and transforms the denormal number into a normalized number having an exponent portion of an expanded length greater than the standard length, (2) a floating point execution core, coupled to the load unit, that processes the normalized number at least once to yield a processed normalized number, the expanded length of the exponent portion allowing the processed normalized number to remain normal during processing thereof and (3) a store unit, coupled to the floating point execution core, that receives the processed normalized number and transforms the processed normalized number back into a denormal number having an exponent portion of the standard length.
REFERENCES:
patent: 4949291 (1990-08-01), Saini
patent: 5040138 (1991-08-01), Maher, III
patent: 5144570 (1992-09-01), Maher, III
patent: 5161117 (1992-11-01), Waggener, Jr.
patent: 5257215 (1993-10-01), Poon
patent: 5272654 (1993-12-01), Nix
patent: 5561615 (1996-10-01), Kuo et al.
patent: 5584009 (1996-12-01), Garibay, Jr. et al.
patent: 5619198 (1997-04-01), Blackham et al.
patent: 5633819 (1997-05-01), Brashears et al.
patent: 5644741 (1997-07-01), Bluhm et al.
patent: 5652584 (1997-07-01), Yoon
patent: 5835967 (1998-11-01), McMahan
patent: 6131106 (2000-10-01), Steele, Jr.
patent: 6801924 (2004-10-01), Green et al.
Suzuki et al., “Leading-Zero Anticipatory Logic for High-Speed Floating Point Addition”, IEEE Journal of Solid-State Circuits, vol. 31, No. 8, Aug. 1996.
Hokenek and Montoye, “Leading-Zero Anticipator (LZA) in the IBM RISC System/6000 Floating-Point Execution Unit”, IBM J. Res. Develop, vol. 34, No. 1, Jan. 1990.
Dhablania Atul
Green Daniel W.
Lohman Jeffrey A.
National Semiconductor Corporation
Ngo Chuong D.
LandOfFree
Formatting denormal numbers for processing in a pipelined... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Formatting denormal numbers for processing in a pipelined..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Formatting denormal numbers for processing in a pipelined... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3528719