Fishing – trapping – and vermin destroying
Patent
1988-11-22
1991-06-11
Hearn, Brian E.
Fishing, trapping, and vermin destroying
437 33, 437 61, 437 62, 437170, 156657, H01L 2144
Patent
active
050232002
ABSTRACT:
A method of forming a multiple level porous silicon substrate for semiconductor integrated circuits including anodizing non-porous silicon layers of a multi-layer silicon substrate to form multiple levels of porous silicon. At least one porous silicon layer is then oxidized to form an insulating layer and at least one other layer of porous silicon beneath the insulating layer is metallized to form a buried conductive layer. Preferably the insulating layer and conductive layer are separated by an anodization barrier formed of non-porous silicon. By etching through the anodization barrier and subsequently forming a metallized conductive layer, a fully or partially insulated buried conductor may be fabricated under single crystal silicon.
REFERENCES:
patent: 3919060 (1975-11-01), Pogge et al.
patent: 4016017 (1977-04-01), Aboaf et al.
patent: 4079506 (1978-03-01), Suzuki et al.
patent: 4104090 (1978-08-01), Pogge
patent: 4149177 (1979-04-01), Alter
patent: 4380865 (1983-04-01), Frye et al.
patent: 4446476 (1984-05-01), Isaac et al.
patent: 4503451 (1985-03-01), Lund et al.
patent: 4532700 (1985-08-01), Kinney et al.
patent: 4628591 (1986-12-01), Zorinsky et al.
patent: 4631570 (1986-12-01), Birrittella et al.
patent: 4801667 (1989-03-01), Zorinsky et al.
patent: 4835113 (1989-05-01), Celler et al.
"Complete Dielectric Isolation. . . Porous Silicon", Holmstrom et al., Appl. Phys. Lett. 42(4), Feb. 15, 1983, pp. 386-388.
S. Tsao, "Buried Insulators and/or Conductors in Single-Crystal Silicon Using Porous Silicon Techniques", Material Research Soc. Symp. Proc., vol. 107, 1988, pp. 429-440.
I. Yamada, et al., "Film Deposition and Buried Layer Formation by Mass-Analyzed Ion Beams", Nuclear Instruments and Methods in Physics Research, B6, 1985, pp. 439-446.
S. Tsao, et al., "Tungsten Deposition on Porous Silicon for Formation of Buried Conductors in Single Crystal Silicon", Applied Physics Letters, vol. 49, No. 7, Aug. 18, 1986, pp. 403-405.
K. Yamazaki, et al., "Fabrication Technologies for Dual 4-KBIT Stacked SRAM", IEDM, 1986, pp. 435-438.
Blewer Robert S.
Gullinger Terry R.
Kelly Michael J.
Tsao Sylvia S.
Chafin James H.
Dang Trung
Hearn Brian E.
McMillan Armand
Moser William R.
LandOfFree
Formation of multiple levels of porous silicon for buried insula does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Formation of multiple levels of porous silicon for buried insula, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Formation of multiple levels of porous silicon for buried insula will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-782468