Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Of specified material other than unalloyed aluminum
Reexamination Certificate
2005-04-14
2008-12-16
Nguyen, Cuong Q (Department: 2811)
Active solid-state devices (e.g., transistors, solid-state diode
Combined with electrical contact or lead
Of specified material other than unalloyed aluminum
C257S758000, C257S760000
Reexamination Certificate
active
07466025
ABSTRACT:
An inter-layer dielectric structure and method of making such structure are disclosed. A composite dielectric layer comprising a porous matrix, as well as a porogen in certain variations, is formed adjacent a sacrificial dielectric layer. Subsequent to other processing treatments, a portion of the sacrificial dielectric layer is decomposed and removed through a portion of the porous matrix using supercritical carbon dioxide leaving voids in positions previously occupied by portions of the sacrificial dielectric layer. The resultant structure has a desirably low k value as a result of the voids and materials comprising the porous matrix and other structures. The composite dielectric layer may be used in concert with other dielectric layers of varying porosity, dimensions, and material properties to provide varied mechanical and electrical performance profiles.
REFERENCES:
patent: 5668398 (1997-09-01), Havemann et al.
patent: 6004521 (1999-12-01), Miyoshi et al.
patent: 6306754 (2001-10-01), Agarwal
patent: 6448177 (2002-09-01), Morrow et al.
patent: 6451712 (2002-09-01), Dalton et al.
patent: 6541066 (2003-04-01), Geus
patent: 6734094 (2004-05-01), Kloster et al.
patent: 6861332 (2005-03-01), Park et al.
patent: 6867125 (2005-03-01), Kloster et al.
patent: 2002/0127844 (2002-09-01), Grill et al.
patent: 2003/0168747 (2003-09-01), Hussein et al.
patent: 2004/0061230 (2004-04-01), Powers et al.
patent: 2004/0102031 (2004-05-01), Kloster et al.
Ueda, T. et al., A Novel Air Gap IntegrationScheme for Multi-level Interconnects Using Self-Aligned Via Plugs, 1998 Symposium on VLSI Technology Digest of Technical Papers, pp. 46-47.
Kohl, P.A., et al. “Air Gaps in 0.3 um Electrical Interconnections”, 2000 IEEE Electron Device Letters, vol. 21, No. 12, Dec. 2000, pp. 557-559.
Leu et al., U.S. Appl. No. 10/302,073, filed Nov. 21, 2002.
Goodner Michael D.
Leu Jihperng
Blakely , Sokoloff, Taylor & Zafman LLP
Intel Corporation
Nguyen Cuong Q
LandOfFree
Formation of interconnect structures by removing sacrificial... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Formation of interconnect structures by removing sacrificial..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Formation of interconnect structures by removing sacrificial... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4022843