Force page zero paging scheme for microcontrollers using data ra

Details Force page zero paging scheme for microcontrollers using data ra Force page zero paging scheme for microcontrollers using data ra

1997-07-03

2000-04-25

Nelms, David

Static information storage and retrieval

Addressing

Byte or page addressing

365239, G11C 800

Patent

active

060552115

ABSTRACT:
A microcontroller architecture that adds a dedicated bit in the op-code decode field to force data access to take place on page 0 of the random access memory (RAM) for that instruction. This allows the user to have any page selected and still have direct access to the special function registers or the register variables which are located on page 0 of the RAM. The setting of the dedicated bit will not affect the current operation of the microcontroller nor will the setting of the bit modify the currently selected address stored in the op-code instruction currently being executed by the microcontroller.

REFERENCES:
patent: 5255382 (1993-10-01), Pawloski
patent: 5809327 (1998-09-01), Wollan et al.
patent: 5887189 (1999-03-01), Birns et al.

Affiliated with

Also associated with

Rating

Force page zero paging scheme for microcontrollers using data ra does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Force page zero paging scheme for microcontrollers using data ra, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Force page zero paging scheme for microcontrollers using data ra will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-999106