Coded data generation or conversion – Analog to or from digital conversion – Analog to digital conversion
Patent
1993-02-22
1994-12-27
Young, Brian K.
Coded data generation or conversion
Analog to or from digital conversion
Analog to digital conversion
341155, H03M 136
Patent
active
053769376
ABSTRACT:
A folding circuit includes a differential resistance ladder and a plurality of comparators coupled to the differential resistance ladder in a manner which substantially reduces capacitive loading on the differential ladder. In addition, the folding circuit has a minimum number of output resistors to facilitate resistor matching for precision outputs. In another aspect of the invention, the folding circuit has a replica gain matching circuit which includes a replica comparator of predetermined size, which is coupled to a replica differential ladder at a predetermined location so as to replicate the currents drawn by the comparators coupled to the main differential resistance ladder for precise gain matching.
REFERENCES:
patent: 2922151 (1960-01-01), Reiling
patent: 3573798 (1971-04-01), Reiling
patent: 4270118 (1981-05-01), Brokaw
patent: 4297679 (1981-10-01), Arbel et al.
patent: 4325054 (1982-04-01), van de Plassche
patent: 4386339 (1983-05-01), Henry et al.
patent: 4456904 (1984-06-01), van de Grift
patent: 4617523 (1986-10-01), Taylor
patent: 4816831 (1989-03-01), Mizoguchi et al.
patent: 4839653 (1989-06-01), Devito
patent: 4924227 (1990-05-01), Mangelsdorf
patent: 5157397 (1992-10-01), Vernon
patent: 5231399 (1993-07-01), Gorman et al.
W. T. Colleran et al., "Compact high speed A/D converters", Final Report 1990-91, Micro Project No. 90-002.
W. T. Colleran et al., "Highly integrated gigahertz A/D converters", Final Report 1989-90, Micro Project No. 89-164.
W. T. Colleran et al., "Compact high frequency A/D converters", Micro Program, 1988-89.
R. Petschacher, et al., "A 10-b 75-MSPS subranging A/D converter with integrated sample and hold", IEEE Journal of Solid-State Circuits, vol. 25, No. 6, pp. 1339-1346, Dec. 1990.
R. E. J. van de Grift et al., "An 8 bit video ADC incorporating folding and interpolation techniques", IEEE Journal of Solid-State Circuits, vol. SC-22, No. 6, pp. 944-953, Dec. 1987.
J. J. Corcoran, et al., "A 400MHz 6b ADC", in International Solid State Circuits Conference, pp. 294-295, IEEE. Feb. 1984.
A. Arbel et al., "Fast ADC", IEEE Transactions on Nuclear Science, vol. NS-22, Feb. 1975.
U. Fiedler et al., "A high-speed 8 bit A/D converter based on a gray-code multiple folding circuit", IEEE Journal of Solid-State Circuits, vol. SC-14, No. 3, pp. 547-551, Jun. 1979.
D. Daniel et al., "A silicon bipolar 4-bit 1-Gsample/s full nyquist A/D converter", IEEE Journal of Solid State Circuits, vol. SC-23, No. 3, pp. 742-749, Jun. 1988.
R. J. van de Plassche et al., "An 8-bit 100-MHz full-nyquist analog-to-digital converter", IEEE Journal of Solid State Circuits, vol. 23, No. 6, pp. 1334-1344, Dec. 1988.
R. J. van de Plassche et al., "An 8b 100MHz folding ADC", in International Solid State Circuits Conference, pp. 222-223, IEEE, Feb. 1988.
R. E. J. van de Grift et al., "An 8b 50MHz video ADC with folding and interpolation techniques", in International Solid State Circuits Conference, pp. 94-95, IEEE, Feb. 1987.
B. Gilbert, "Monolithic analog READ-ONLY memory for character generation", IEEE Journal of Solid State Circuits, vol. SC-6, pp. 45-55, Feb. 1971.
J. V. Woods et al., "Fast synthesized cyclic-parallel analogue-digital converter", IEEE Proceedings, vol. 127, pp. 45, 51, Apr. 1980.
Abidi Asad A.
Colleran William T.
The Regents of the University of California
Young Brian K.
LandOfFree
Folding circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Folding circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Folding circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-921695