Miscellaneous active electrical nonlinear devices – circuits – and – Specific identifiable device – circuit – or system – Nonlinear amplifying circuit
Reexamination Certificate
2002-04-05
2003-07-29
Tran, Toan (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Specific identifiable device, circuit, or system
Nonlinear amplifying circuit
C327S054000, C327S067000
Reexamination Certificate
active
06600363
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates to differential pair amplifiers, and in particular to a folded floating-gate differential pair.
BACKGROUND OF THE INVENTION
Conventional MOS differential pairs are used as inputs to operational amplifiers, operational transconductance amplifiers (OTAs), mixers, and many other circuits. The differential pair convert a voltage difference into a current difference in a more or less linear fashion, independent of common-mode input voltage.
FIG. 1
shows a prior art differential pair comprising a simple nMOS differential pair biased using a constant current source provided by a single saturated nMOS transistor. A nearly constant transconductance is maintained by keeping the sum of the two output currents, I
1
+I
2
, fixed at a constant value, I
b
. The voltage on a common source node, V, moves up and down with the input voltages V
1
and V
2
.
In order to maintain a constant transconductance from such a simple differential pair, the common-mode input voltage should stay sufficiently far above ground so that the gate-to-source voltage of the input transistors is large enough for them to pass a significant fraction of I
b
and so that the transistor that sinks the bias current remains in saturation. For bias currents at or near threshold, the input common-mode voltage must remain greater than approximately V
T0
+V
sat
. This restriction on the common-mode input voltage makes the simple differential pair unattractive for low-voltage (e.g., V
DD
≦2 V) applications.
One method that has been proposed for overcoming this limitation of the simple differential pair in low-voltage applications is to construct the differential pair from floating-gate MOS (FGMOS) transistors, as shown in prior art FIG.
2
. Charge stored on the gates of the FGMOS transistors are used as a level shift so that the common-mode control-gate input voltage can be at ground, while the common-mode floating-gate voltage is high enough to permit proper operation of the differential pair. However, this scheme actually reduces the output-voltage swing, because the common-source node will be higher than it would be in the conventional differential pair for any given common-mode input voltage.
SUMMARY OF THE INVENTION
A folded floating-gate MOS differential pair amplifier comprises a matched pair of transistors whose output currents are summed and compared with a constant bias current. The voltage at a comparison node is used to regulate the total output current via shunt feedback to the gates of each transistor in the pair. The swing of this voltage is folded up into the same range over which the input and output voltages swing. Output currents for the circuit are formed with a second set of matched transistors as mirror copies of those that are regulated. In a further embodiment, feedback that regulates the sum of the currents is provided to an extra control gate connected to the floating gates.
The control gate comprises a capacitor in one embodiment that is coupled to gates of the differential pair transistors and to those of the output transistors.
REFERENCES:
patent: 4472648 (1984-09-01), Prentice
patent: 4783602 (1988-11-01), Viswanathan
patent: 5021693 (1991-06-01), Shima
patent: 5457771 (1995-10-01), Imondi et al.
patent: 5475339 (1995-12-01), Maida
patent: 5557234 (1996-09-01), Collins
patent: 5656969 (1997-08-01), Pulvirenti et al.
patent: 5818295 (1998-10-01), Chimura et al.
patent: 5907259 (1999-05-01), Yamada et al.
patent: 5942936 (1999-08-01), Ricco et al.
patent: 6014685 (2000-01-01), Marshall et al.
patent: 6115293 (2000-09-01), Yamashita
patent: 6434051 (2002-08-01), Endo
patent: 6466482 (2002-10-01), Shukuri et al.
Ramfrez-Angulo, J., et al. ,“Low-Voltage Circuits Building Blocks Using Multiple-Input Floating-Gate Transistors”,IEEE Transactions on Circuits and Systems, 42(11), (1995),pp. 971-974.
Yang, K., et al. ,“A Multiple Input Differential Amplifier Based on Charge Sharing on a Floating-Gate MOSFET”,Analog Integrated Circuits and Signal Processing, 6, (1994),pp. 197-208.
Yu. C., et al. ,“Very Low Voltage Operational Amplifiers Using Floating Gate MOS Transistor”,Processing of the ISCAS, (1993),pp. 1152-1155.
Cornell Research Foundation Inc.
Schwegman Lundberg Woessner & Kluth P.A.
Tran Toan
LandOfFree
Folded floating-gate differential pair amplifier does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Folded floating-gate differential pair amplifier, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Folded floating-gate differential pair amplifier will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3045118