Radiant energy – Photocells; circuits and apparatus – Photocell controlled circuit
Patent
1998-09-29
2000-11-14
Le, Que T.
Radiant energy
Photocells; circuits and apparatus
Photocell controlled circuit
250216, 2502081, 25037008, 348314, H01J 4014
Patent
active
061473405
ABSTRACT:
A background suppression technique uses well-controlled and repeatable charge skimming operations to increase the charge capacities of the integration capacitors of integrated focal plane readout unit cells. A MOSFET (Q1) is connected to an integration capacitor (C.sub.int) from which the quantity of stored charge is to be reduced. During each photocurrent integration period, the MOSFET is driven with a "skimming pulse" (V.sub.sk) to draw charge from the capacitor. The skimming pulse is substantially shorter than an integration period, reducing the amount of noise contributed by the MOSFET's noise mechanisms, and has an amplitude great enough to drive the MOSFET into its strong inversion mode, making the quantity of the removed charge relatively insensitive to variations in MOSFET threshold voltage. The charge skimming pulse is arranged to reduce the charge on the capacitor almost, but not quite, to zero, so that the entire integration period remains utilized.
REFERENCES:
patent: 5128534 (1992-07-01), Wyles
patent: 6040568 (2000-03-01), Caulfield et al.
Le Que T.
Lenzen, Jr. Glenn H.
Raytheon Company
Schubert William C.
LandOfFree
Focal plane readout unit cell background suppression circuit and does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Focal plane readout unit cell background suppression circuit and, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Focal plane readout unit cell background suppression circuit and will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2067306