Pulse or digital communications – Synchronizers – Synchronizing the sampling time of digital data
Reexamination Certificate
2008-04-08
2008-04-08
Bocure, Tesfaldet (Department: 2611)
Pulse or digital communications
Synchronizers
Synchronizing the sampling time of digital data
C375S371000
Reexamination Certificate
active
07356107
ABSTRACT:
A video decoder (52, 152) including a digital-control oscillator (DCO) (60, 160) is disclosed. The DCO (60, 160) includes a first flying-adder frequency synthesis circuit (74S) that measures an input signal frequency, such as the horizontal sync frequency of an input video signal. A frequency control word (FREQ) is generated in response to this input signal frequency, and is applied to a second flying-adder frequency synthesis circuit (74), which in turn selects the appropriate phases for leading and trailing edges of the output clock signal (PIX_CLK). Phase tuning of the output clock signal (PIX_CLK) can be effected by using an alternate flying-adder frequency synthesis circuit (74′) architecture, in combination with a phase signal (PH) generated by a digital controller (61). Multiple phase-tuned sample clocks (PIX_CLK_A, PIX_CLK_B, PIX_CLK_C) can be similarly generated from multiple flying-adder frequency synthesis circuits (174A,174B,174C), each controlled by the frequency control word (FREQ) and a corresponding phase signal (PHA, PHB, PHC). Video mode control logic (65, 165) can also be implemented by way of a similar DCO architecture. The DCO (60) may be used to generate a clock signal at a large frequency multiple relative to the input signal, outside of the video decoder context.
REFERENCES:
patent: 6329850 (2001-12-01), Mair et al.
patent: 6940937 (2005-09-01), Xiu et al.
patent: 7065172 (2006-06-01), Xiu et al.
patent: 2003/0118142 (2003-06-01), Xiu et al.
patent: 2004/0008805 (2004-01-01), Xiu et al.
Xiu, “A Novel All Digital PLL With Software Adaptive Filter,” IEEE Journal of Solid State Circuit vol. 39, No. 3, Mar. 2004, pp. 476-483.
Mair et al. , “An Architecture of High-Performance Frequency and Phase Synthesis”, J. Solid State Circ., Vo. 35, No. 16 (IEEE, Jun. 2000), pp. 835-846.
Best, Phase-Locked Loops: Design, Simulation, and Applications (McGraw-Hill, 1997), pp. 177-199.
Meiners Jason
Xiu Liming
Bocure Tesfaldet
Brady III Wade J.
Telecky , Jr. Frederick J.
Texas Instruments Incorporated
LandOfFree
Flying-adder frequency synthesizer-based digital-controlled... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Flying-adder frequency synthesizer-based digital-controlled..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Flying-adder frequency synthesizer-based digital-controlled... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2798067