Semiconductor device manufacturing: process – Packaging or treatment of packaged semiconductor – Assembly of plural semiconductive substrates each possessing...
Reexamination Certificate
2006-08-29
2006-08-29
Lindsay, Jr., Walter L. (Department: 2812)
Semiconductor device manufacturing: process
Packaging or treatment of packaged semiconductor
Assembly of plural semiconductive substrates each possessing...
C438S455000
Reexamination Certificate
active
07098072
ABSTRACT:
A method for assembling semiconductor packages (10) includes forming corresponding pairs of conductive pads (14, 16, 20, 22) on respective surfaces of a die (12) and an interconnective substrate (18). Each pad in each pair includes an upper portion comprising at least one component of an electrically conductive eutectic alloy. Sharp, upstanding peaks (50, 58) are formed on at least one of the pads in each pair. The die and substrate are forcefully abutted and the pads heated until the sharp peaks penetrate through oxide films (52) on the respective opposing pads in each pair and contact the upper surface of the other pad therein, thereby initiating pad fusion. The pads are then cooled to solidify the molten portions thereof into an electrically conductive joint between each corresponding pair of pads and a hermetic seal around the periphery of the package.
REFERENCES:
patent: 4810671 (1989-03-01), Bhattacharyya et al.
patent: 4921157 (1990-05-01), Dishon et al.
patent: 5111991 (1992-05-01), Clawson et al.
patent: 5237130 (1993-08-01), Kulesza et al.
patent: 5346857 (1994-09-01), Scharr et al.
patent: 5448014 (1995-09-01), Kong et al.
patent: 5760473 (1998-06-01), Dickson et al.
patent: 5794330 (1998-08-01), Distefano et al.
patent: 5816478 (1998-10-01), Kaskoun et al.
patent: 5852257 (1998-12-01), Dittman et al.
patent: 5865365 (1999-02-01), Nishikawa et al.
patent: 5899737 (1999-05-01), Trabucco
patent: 5900674 (1999-05-01), Wojnarowski et al.
patent: 5938454 (1999-08-01), Brodsky et al.
patent: 6119920 (2000-09-01), Guthrie et al.
Garyainov Stanislav A.
Gotman Alexander S.
Novikov Vladimir V.
AGNG, LLC
Lawrence Don C.
Lindsay Jr. Walter L.
LandOfFree
Fluxless assembly of chip size semiconductor packages does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Fluxless assembly of chip size semiconductor packages, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fluxless assembly of chip size semiconductor packages will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3664786