Multiplex communications – Data flow congestion prevention or control – Flow control of data transmission through a network
Reexamination Certificate
2004-05-28
2009-06-23
Phunkulh, Bob A (Department: 2419)
Multiplex communications
Data flow congestion prevention or control
Flow control of data transmission through a network
C370S452000
Reexamination Certificate
active
07551564
ABSTRACT:
Embodiments of the present invention are related in general to data flow control in a network and in particular to packet flow control in a bidirectional ring interconnect. An embodiment of a method includes sending packets on the bidirectional ring interconnect in a first direction or on the bidirectional ring interconnect in a second direction, opposite to the first direction, between source and destination nodes on a semiconductor chip during a clock cycle based on a distance between the two nodes. An embodiment of an apparatus includes a semiconductor chip comprising a bidirectional ring interconnect and a plurality of nodes coupled to the bidirectional ring interconnect, where the bidirectional ring interconnect may transport packets in a clockwise or counterclockwise direction during a clock cycle based on the distance between source and destination nodes. Embodiments ensure single packet arrival at the destination node during any clock cycle. Exemplary applications include chip multiprocessing.
REFERENCES:
patent: 6959358 (2005-10-01), Regev et al.
patent: 7016969 (2006-03-01), Uzun et al.
patent: 7054951 (2006-05-01), Kao et al.
patent: 7142504 (2006-11-01), Uzun
patent: 7212490 (2007-05-01), Kao et al.
patent: 7339941 (2008-03-01), Twomey
patent: 2001/0022745 (2001-09-01), Lee
patent: 2003/0200342 (2003-10-01), Greenblat et al.
patent: 2004/0008721 (2004-01-01), Ying et al.
patent: 2004/0012600 (2004-01-01), Deering et al.
patent: 2004/0124877 (2004-07-01), Parkes
Luiz Andre Barroso, et al., Impact of Chip-Level Integration on Performance of OLTP Workloads, Sixth International Symposium on High-Performance Computer Architecture (HPCA), Jan. 2000.
Luiz Andre Barroso, et al., Piranha: A Scalable Architecture Based on Single-Chip Multiprocessing, In Proceedings of the 27th Annual International Symposium on Computer Architecture, Jun. 2000.
Motorola Architecture Guide C-5e/C-3e Network Processor Silicon Revision B0, Chapter 8: Internal Buses, Copyright 2003 Motorola, Inc.
Leonidas Georgiadis, et al., Throughput Properties of Fair Policies in Ring Networks, IEEE/ACM Transactions On Networking, vol. 1, No. 6, Dec. 1993.
Intel Corporation
Kenyon & Kenyon LLP
Phunkulh Bob A
LandOfFree
Flow control method and apparatus for single packet arrival... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Flow control method and apparatus for single packet arrival..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Flow control method and apparatus for single packet arrival... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4100380