Electrical computers: arithmetic processing and calculating – Electrical digital calculating computer – Particular function performed
Patent
1998-05-05
2000-11-14
Mai, Tan V.
Electrical computers: arithmetic processing and calculating
Electrical digital calculating computer
Particular function performed
708495, 708204, G06F 742, G06F 738, G06F 700
Patent
active
061483168
ABSTRACT:
An improved floating point unit (FPU), equipped to perform floating point to integer conversion and integer addition in addition to floating point addition, is described. In one embodiment, the FPU includes a shifter, a bypass datapath, and a bypass multiplexer. The shifter receives an operand input and a control input, and shifts the operand input in accordance with the control input. The bypass datapath bypasses the operand input around the shifter. The bypass multiplexer is coupled to the shifter and the bypass datapath. The bypass multiplexer selects the bypass datapath to enable an integer addition if the operand is an integer operand, and selects the shifter to enable a floating point addition or floating point to integer conversion if the operand is a floating point operand. In an alternate embodiment, the FPU includes an alignment unit, an arithmetic logic unit (ALU), a bypass datapath, and a bypass multiplexer. The alignment unit receives a first input and a second input, and aligns them. The ALU is coupled to the alignment unit and receives and adds the aligned first and second inputs. The bypass datapath bypasses a predetermined one of the aligned inputs around the ALU. The bypass multiplexer is coupled with the ALU and the bypass datapath. The bypass multiplexer selects the bypass datapath to enable a floating point to integer conversion if the other input is an integer conversion factor, and selects the ALU to enable an integer or floating point addition if the other input is an integer or floating point number.
REFERENCES:
patent: 5561810 (1996-10-01), Ohtomo
patent: 5677861 (1997-10-01), Inoue et al.
patent: 5901076 (1999-05-01), Lynch
patent: 5923575 (1999-07-01), Efrat et al.
Gouger Jason F.
Herbert Jeffrey Charles
Hossain Razak
Mai Tan V.
Mentor Graphics Corporation
LandOfFree
Floating point unit equipped also to perform integer addition as does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Floating point unit equipped also to perform integer addition as, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Floating point unit equipped also to perform integer addition as will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2075189